High-performance connectivity software delivers structured, high-volume equipment data required by tier-one fabs and advanced packaging facilities ahead of the expected mid-2026 SEMI standards update

POITIERS, March 25, 2026 – Agileo Automation, a leading provider of control and connectivity solutions for global semiconductor manufacturing, today unveils Agil'EDA, a new software solution implementing Equipment Data Acquisition (EDA), a set of SEMI standards also known as Interface A, to enable semiconductor equipment manufacturers to meet the evolving high-performance connectivity requirements of tier-one fabs and advanced packaging facilities.

As semiconductor manufacturing moves towards higher levels of automation and data-driven optimization, fab owners increasingly require EDA alongside traditional SECS/GEM connectivity from semiconductor OEMs for their production tools. Agil'EDA addresses this by separating the control flow from the data flow, ensuring that structured, high-frequency data collection does not interfere with critical equipment operations.
Designed for long-term deployment, Agil'EDA fully supports the widely used EDA Freeze 2 (SOAP/XML) and is architected for the transition to Freeze 3 (gRPC/protocol buffers). This next-generation standard offers significantly higher data throughput and reduced latency. Agileo has already successfully tested and validated its EDA Freeze 3 implementation at SEMI’s North America Standards Fall Meetings in November 2024 in Milpitas, California. SEMI’s EDA Freeze 3 standards suite is expected to be released mid-2026.

Complementing the SECS/GEM standards used to control equipment behavior, Agil’EDA incorporates robust cybersecurity features such as authentication and encrypted communications. The product is available as a stand-alone solution for any existing equipment software using a platform-independent gRPC application programming interface (API) to communicate with it or as a pre-integrated component within Agileo’s A²ECF-SEMI framework. When used with Agil'GEM and Agil'GEM300, it provides a comprehensive connectivity solution that significantly reduces time to market for OEMs.

"With the growing demand for data to improve yield in tier-one fabs, as well as in Advanced Packaging and 3D integration, EDA is no longer optional. It is becoming a mandatory requirement for equipment entering the world's most advanced fabs," explains Marc Engel, chief executive officer of Agileo Automation. "The key value we deliver for OEMs is a fast and easy adoption path for a seamless EDA architecture that delivers compliant production machines to global fab customers. By providing a future-proof architecture ready for Freeze 3, which will significantly increase performance, we address OEMs’ current needs while preparing them for the evolving requirements of semiconductor manufacturing, including AI-driven process control."

- ends -

About Agileo Automation
Agileo Automation is a trusted partner for equipment manufacturers, helping them build smarter, automated, and more connected machines that integrate seamlessly into advanced semiconductor fabs. Founded in 2010 in Poitiers, France, Agileo helps OEMs with control, communication, data acquisition, and testing across their tools through proven software and expert support. Its flagship A²ECF-SEMI framework provides a solid foundation for developing equipment controllers fully aligned with SEMI SECS/GEM, GEM300, and EDA standards. As an active member of SEMI and the OPC Foundation, Agileo Automation contributes directly to shaping the standards that drive manufacturing. For more information, please visit our website or follow us on LinkedIn.

• Read more about Agileo Automation Launches Agil'EDA to Accelerate SEMI EDA Adoption for Semiconductor Equipment OEMs

Dresden, Germany, March 24, 2026 – As semiconductor manufacturing continues to expand in China, reliable and efficient environmental technologies are becoming increasingly important for stable and sustainable fab operation. DAS Environmental Experts presents its SALIX wet scrubber product family, a series of high-efficiency point-of-use systems designed for the treatment of waste gases from wet chemical processes in semiconductor manufacturing.

SALIX systems are engineered to ensure high removal efficiency and stable operation in demanding semiconductor production environments. SALIX reliably removes substances such as IPA, ammonia and hydrofluoric acid (HF) from waste gas streams of modern single wafer clean systems – a key contribution to safe and sustainable semiconductor manufacturing. In addition, the technology removes particles, salts and droplets from the processed gas stream. The robust system design supports high uptime and long maintenance intervals, contributing to reliable fab operation.

A key advantage of the SALIX product family is its flexible portfolio. SALIX products are among the smallest and most compact systems on the market and are suitable for both new fabs and retrofit applications in existing fabs. DAS Environmental Experts offers the technology in four different products, providing semiconductor manufacturers with a wide range of configuration options:

• NEW: SALIX – the latest release with improved performance and optimized system operation
• SALIX MINI – a compact two-stage system for space-constrained installations
• NEW: SALIX MICRO [SR1.1]– a highly compact configuration with pre-scrubber section for flexible integration

This structured product portfolio enables customers to select the most suitable system according to process requirements, fab layout and integration needs. The availability of multiple system variants within one technology platform provides semiconductor manufacturers with excellent flexibility in system selection and plant design.

SALIX systems are designed for compatibility with all common process tools and can be adapted to a wide range of wet chemical applications. Their compact design and flexible configuration support efficient integration into modern fabs, helping manufacturers optimize both environmental performance and operational efficiency.

The SALIX product family will be presented during SEMICON China 2026 (March 25–27, Shanghai New International Expo Centre). Interested visitors can learn more about the technology and its applications at the DAS Environmental Experts booth (Booth N2 | 2619).

With more than three decades of experience in environmental technology for the semiconductor industry, DAS Environmental Experts continues to support chip manufacturers worldwide with solutions that combine high process reliability, efficient emission treatment and long-term operational stability.

About the Company
DAS Environmental Experts Group (DAS Group), headquartered in Dresden, Germany, was founded in 1991 and is now a global organization with subsidiaries on three continents and more than 950 employees worldwide. Over the past three decades, DAS Group has become one of the leading technology and equipment providers for waste gas abatement solutions with a focus on semiconductor industry.
In addition, DAS Group develops advanced process and system solutions for industrial water treatment, with extensive expertise in the recycling and reuse of wastewater from the semiconductor industry.
DAS solutions are engineered to meet the stringent purity requirements of semiconductor manufacturing, helping clients comply with global environmental standards.

• Read more about DAS Environmental Experts Introduces Flexible SALIX Wet Scrubber Portfolio for Semiconductor Manufacturing in China

Brings Advocacy for the adoption of RISC-V processors and processor verification tool standards

Leverages broad experience in EDA business strategy, marketing and sales

SAN JOSE, Calif., March 05, 2026 (GLOBE NEWSWIRE) -- Breker Verification Systems today named Larry Lapides, former Synopsys Executive Director of RISC-V Tools Business Development, to its Advisory Board.

In making today’s announcement, David Kelf, Breker’s CEO, noted that Lapides has been a tireless advocate for the adoption of RISC-V processors and the urgent need for RISC-V processor verification tool standards. “Larry’s RISC-V knowledge and his ties to the RISC-V community are welcome additions to Breker and our advisory board.”

“Breker sits at the forefront in the development of commercial processor verification solutions and is a valued member of the RISC-V community,” remarks Lapides. “It will be a pleasure to work with Breker to move this important effort forward.”

Larry Lapides Biography
Lapides joined Synopsys through the acquisition of Imperas Software, where he was Vice President of Worldwide Sales and Marketing. He previously ran worldwide sales at EDA companies including Verisity Design and has more than 30 years in software tools and EDA, plus time spent in infrared systems engineering.

Lapides holds a Bachelor of Arts degree in Physics from UC Berkeley, a Master of Science degree in Applied Physics from Cornell University and an MBA from Clark University in Worcester, Mass.

About Breker Verification Systems
Breker Verification Systems solves complex semiconductor challenges across the functional verification process from streamlining UVM-based testbench composition to execution for IP block verification, significantly enhancing SoC integration and firmware verification with automated solutions that provide test content portability and reuse. Breker’s solutions include a SystemVIP library of scenarios for RISC-V and Arm, core and SoC testing, coherency, security and other critical areas. Breker solutions easily layer into existing environments and operate across simulation, emulation, prototyping, and post-silicon execution platforms. Its Trek family is production-proven at leading semiconductor companies worldwide and enables design managers and verification engineers to realize measurable productivity gains, speed coverage closure and easy verification knowledge reuse. As a leader in the development of the Accellera Portable Stimulus Standard (PSS), privately held Breker has a reputation for dramatically reducing verification schedules in advanced development environments. Case studies that feature Analog Devices, Broadcom, IBM and other companies leveraging Breker’s solutions are available on the Breker website.

Engage with Breker at:
Website: www.brekersystems.com
Twitter: @BrekerSystems
LinkedIn: https://www.linkedin.com/company/breker-verification-systems/

TrekSoC, TrekSoC-Si, TrekBox and SoC Scenario Modeling are registered trademark of Breker Verification Systems. Breker Verification Systems acknowledges trademarks or registered trademarks of other organizations for their respective products.

• Read more about Breker Verification Systems Adds RISC-V Industry Expert Larry Lapides to its Advisory Board

Location: Richardson, Texas

Modus Test, a leader in advanced test socket testing solutions and performance validation, and yieldWerx, a semiconductor data and yield analytics platform, today announced a strategic partnership to help close the gap between test hardware and yield intelligence. The collaboration combines Modus Test’s high-performance socket test technology with yieldWerx’s enterprise-scale yield management platform to provide manufacturers with direct visibility into the relationship between socket health and device performance.

The partnership addresses a long-standing disconnect between test execution and data analytics in high- volume manufacturing. Degraded, misaligned, or worn sockets can introduce false failures or escapes without clear root-cause identification. By integrating hardware performance data with yield analytics, manufacturers can better distinguish contact-related artifacts from true silicon failures.
Through this partnership, customers can now:
• Monitor and trend socket performance across testers, sites, and handlers
• Correlate device failures to specific sockets, test cells, or contact events
• Identify unnecessary device rejects caused by socket degradation
• Detect potential escapes where devices pass due to intermittent contact issues
• Optimize preventive maintenance cycles using data-driven insights

By integrating Modus Test equipment data with yieldWerx’s wafer-, lot-, and device-level analytics, manufacturers gain the ability to separate true device behavior from test interface variability, improving confidence in test outcomes and accelerating root-cause resolution.

About yieldWerx
yieldWerx provides a semiconductor yield management platform that enables manufacturers to collect, analyze, and act on production data across the manufacturing lifecycle. The platform consolidates data from wafer fabrication through final test, delivering visibility into product quality, process performance, and yield improvement opportunities.

About ModusTest
Modus Test, LLC was founded on the idea that there are creative ways to improve results by combining innovation with the best-known methods in test design and manufacturing. Providing innovative test solutions includes the MPT series of parametric tests, systems, and accessories. Modus Test has a global presence and the capability to support customers in all the IC development centers and high-volume manufacturing sites around the world. See for yourself how combining innovation with best-known methods can improve your results.

Statements from Leadership
“yieldWerx was built to unify disparate manufacturing data into actionable yield intelligence,” said Aftkhar Aslam, CEO of yieldWerx. “Valuable data exists across testers, handlers, sockets, MES systems, and inspection tools, but it often remains siloed. Our platform connects these domains into a unified analytical framework that enables faster, data-driven decisions that reduce costs.”

“This partnership represents an important step forward in bringing greater transparency and intelligence to semiconductor test,” said Jesse Ko, COO of Modus Test. “Modus Test’s high-performance socket validation solutions, combined with yieldWerx’s powerful analytics platform, create a closed-loop ecosystem where hardware performance and yield outcomes are fully correlated. Together, we are enabling a smarter, more adaptive test environment.”

For further information, please visit https://www.yieldWerx.com or https://www.ModusTest.org.

• Read more about Modus Test Partners with yieldWerx to Deliver Closed-Loop Socket to Silicon Correlation

Breker Verification Systems and Moores Lab AI Partner to Create First AI-Driven SoC Verification Solution
• Test Suite Synthesis, agentic AI integration will enable automated specification test generation across range of SoC designs on varied verification platforms
• AI-driven synthesis verification flow prototype to be demonstrated during DVCon U.S. in March
• Joint Breker, Moores Lab AI reception at DVCon U.S. Monday evening followed by AI in verification panel
SAN JOSE, CALIF.––February 26, 2026––Breker Verification Systems and Moores Lab AI today formalized a partnership to create the first AI-driven SoC verification flow integrating Breker’s Trek Test Suite Synthesis with Moores Lab agentic AI technology.

The solution leverages Breker’s vast experience in test generation for complex system design scenarios with the agentic AI VerifAgent™ product from Moores Lab AI. It seamlessly enables automated multicore, multitool, C or transaction level modeling (TLM) test generation for complex SoC scenarios from manually composed specifications.

The flow uses agentic AI to read a specification and generate appropriate scenario models for test synthesis that will produce combined C and SystemVerilog tests that can be run on simulation and emulation platforms targeting high-coverage SoC scenarios.

A prototype of the AI-driven verification flow will be demonstrated in Breker’s Booth (#203) and the Moores Lab AI Booth (#101) during DVCon U.S. March 2 through March 4 at the Hyatt Regency in Santa Clara.

“SoC verification requires highly complex scenario tests that find unpredictable corner cases across advanced, multi-core architectures,” says David Kelf, CEO of Breker Verification Systems. “The Moores Lab AI VerifAgent technology is an excellent complement to our proven Trek synthesis products that leverages our deep verification experience to drive the first AI SoC verification solution.”

“Breker has long been a pioneer in portable stimulus and system-level verification innovation,” notes Shelly Henry, CEO of Moores Lab AI. “Integrating VerifAgent with the Breker solutions creates a powerful synergy that enables engineering teams to verify increasingly complex silicon much faster and with greater confidence. We’re excited to partner with Breker to bring AI-driven transformation to SoC-level verification workflows.”

Combining Test Suite Synthesis with Agentic AI
Test Suite Synthesis generates high coverage tests efficiently for complex SoC-specific scenarios using various verification approaches, while agentic AI can accelerate the understanding of specifications to automatically derive verification plans and scenario models.

Combining the two can drive an automated verification solution that enables test generation for complex SoC scenarios from a manually composed specification that may be applied across a broad range of designs on varied verification platforms.

Availability
The AI-driven verification flow will be developed throughout 2026.

For more information, visit: http://www.breker.com or [email protected], or www.mooreslab.ai or [email protected].

Breker and Moores Lab AI at DVCon U.S.
In addition to the AI-driven verification flow prototype, Breker will exhibit and demonstrate its RISC-V CoreAssurance and SoCReady SystemVIP and Trek Test Suite Synthesis solutions at DVCon U.S. To arrange a demonstration or private meeting, send email to [email protected].

Moores Lab AI will showcase the VerifAgent product and discuss its product roadmap for agentic AI-driven silicon engineering at DVCon U.S. Email [email protected] to schedule an on-site meeting.

On Monday, March 2, Breker and Moores Lab AI will host an evening reception at DVCon in the Hyatt Regency Hotel Cypress room beginning at 6:30 p.m. and followed by a panel discussion on AI-driven SoC verification.

About Breker Verification Systems
Breker Verification Systems solves complex semiconductor challenges across the functional verification process from streamlining UVM-based testbench composition to execution for IP block verification, significantly enhancing SoC integration and firmware verification with automated solutions that provide test content portability and reuse. Breker’s solutions include a SystemVIP library of scenarios for RISC-V and Arm, core and SoC testing, coherency, security and other critical areas. Breker solutions easily layer into existing environments and operate across simulation, emulation, prototyping, and post-silicon execution platforms. Its Trek family is production-proven at leading semiconductor companies worldwide and enables design managers and verification engineers to realize measurable productivity gains, speed coverage closure and easy verification knowledge reuse. As a leader in the development of the Accellera Portable Stimulus Standard (PSS), privately held Breker has a reputation for dramatically reducing verification schedules in advanced development environments. Case studies that feature Analog Devices, Broadcom, IBM and other companies leveraging Breker’s solutions are available on the Breker website.

Engage with Breker at:
Website: https://www.brekersystems.com/
LinkedIn: https://www.linkedin.com/company/breker-verification-systems/
X: @BrekerSystems

About Moores Lab AI
Moores Lab AI is building the next generation of AI tools for semiconductor design and verification. Its agentic AI platform transforms the chip development lifecycle by drastically reducing engineering time and cost, without changing existing flows, tools, or documentation. Moores Lab AI is headquartered in Austin, Texas, and proudly develops its products entirely in the United States.

For more information, visit www.mooreslab.ai or on social media:
LinkedIn: https://www.linkedin.com/company/mooreslabai/
X: @MooresLabAI

• Read more about Breker Verification Systems and Moores Lab AI Partner to Create First AI-Driven SoC Verification Solution

• Read more about yieldWerx and iTest Partner to Deliver Seamless, Real-Time Semiconductor Test Analytics

• Read more about Ayar Labs and yieldWerx Partner to Streamline Photonics Test Data Analytics, Delivering Measurable Results in Just 30 Days