downloadGroupGroupnoun_press release_995423_000000 copyGroupnoun_Feed_96767_000000Group 19noun_pictures_1817522_000000Member company iconResource item iconStore item iconGroup 19Group 19noun_Photo_2085192_000000 Copynoun_presentation_2096081_000000Group 19Group Copy 7noun_webinar_692730_000000Path
Skip to main content
Default Banner Image

France

Belgium France Germany Ireland Italy Understanding Semiconductor Technology and Business (EU) Training

Course Description

The first part of the course provides a brief overview of semiconductor design and fabrication steps, encompassing IC design techniques, all wafer processing steps, assembly, and packaging. It delves into semiconductor jargon in laypeople terms, and various substrate types such as Si, SiGe, FDSOI, GaAs, SiC, GaN. Additionally, it discusses different types of transistors like pMOS, nMOS, Bipolar, BiCMOS, CMOS, FinFets, and GAA and their evolution and what applications they are used in.
 
The second part of the course focuses on semiconductor business aspects such as silicon economics, wafer processing costs, semiconductor revenue forecasts, driving forces in the industry, top semiconductor IDMs, market competitors based on market share, OEMs, foundries, top tool vendors, and Fabless companies.  Addresses the fastest-growing semiconductor markets based on geographic locations and applications, identifies semiconductor competitors/customers, and discusses major semiconductor markets like Automotive, PC, Mobile, Memory, Wireless, Cell phones, Consumer, Gaming, AI, IoT, Digital TV, Radio, Automotive, MEMS, and Emerging Technology & Impact on Industry.

Learning Objectives

  • Understand the fundamental principles and theories semiconductor technology.
  • Communicate with other associates and understand wafer processing steps.
  • Understand semiconductor business aspects such as silicon economics, wafer processing costs, semiconductor revenue forecasts, driving forces in the industry, top semiconductor IDMs, market competitors based on market share, OEMs, foundries, top tool vendors, and Fabless companies.
  • Review the semiconductor eco-system as it relates to design and fabrication of a semiconductor device.
  • Gain knowledge of major semiconductor markets like Automotive, PC, Mobile, Memory, Wireless, Cell phones, Consumer, Gaming, AI, IoT, Automotive, MEMS, and Emerging Technology & Impact on Industry.
  • Demonstrate effective communication skills through written reports, presentations, and discussions related to semiconductor subjects.
  • Collaborate effectively with peers in group projects or discussions regarding semiconductor subjects.
  • Analyze and evaluate research literature in semiconductor technology.
  • Develop critical thinking and problem-solving skills applicable to semiconductor technology.

Who Should Attend

This course is suitable for anyone seeking a better understanding of the semiconductor industry, market leaders, terminology, business, and the semiconductor ecosystem.

Instructor

Denny Frye 

PT International, LLC

Instructor Bio
 

Important Information

Note that only the person who registered will receive a certificate of completion. This virtual training will not be recorded. Attendees must be present to access course knowledge. 

Can't find the training link day of? After you register, you will receive the link to the live training via the email address you provided. In addition, you will receive email reminders about 24 hours in an advance and an hour before with the same link. Please keep these emails on hand to access the trainings on time. If you do not see any confirmation emails, please check your junk/spam folders before contacting SEMI U for support. 

Germany

SEMI U

Embark on a journey through semiconductor design, manufacturing, and business in this illuminating course. Explore IC design techniques, transistor evolution, and market dynamics. Delve into substrate types and industry economics, discovering the fastest-growing markets and key players shaping the semiconductor landscape.

Pricing
  • Members: $845
  • Non-Members: $945

* For group orders with 10+ attendees, and for Students/Veterans discounted pricing, please contact [email protected].

9:30 am - 5:00 pm Off Add to Calendar 2025-07-28 09:30:00 2025-07-28 17:00:00 Understanding Semiconductor Technology and Business (Virtual Training, Europe) Embark on a journey through semiconductor design, manufacturing, and business in this illuminating course. Explore IC design techniques, transistor evolution, and market dynamics. Delve into substrate types and industry economics, discovering the fastest-growing markets and key players shaping the semiconductor landscape.PricingMembers: $845Non-Members: $945* For group orders with 10+ attendees, and for Students/Veterans discounted pricing, please contact [email protected]. Germany SEMI.org [email protected] Europe/Brussels public Europe/Brussels Sold Out
Event format
Promote in calendar
Off

Press Release: Kurt J. Lesker Company Announces Groundbreaking Report in an ALD first!

Jefferson Hills, PA – January 8th, 2024 – Kurt J. Lesker Company is proud to announce the successful publication of our latest Atomic Layer Deposition (ALD) technology in JVSTA. This groundbreaking innovation, featuring our patented Precursor Focusing Technique (PFT) and Ultra-High Purity (UHP) process capability, marks a significant milestone in our commitment to advancing next-generation applications.

The new ALD research and development (R&D) represents the first successful demonstration of scandium nitride (ScN) deposition using plasma-enhanced atomic layer deposition (PEALD) on silicon, sapphire, and magnesium oxide substrates under UHP conditions. This innovative process utilizes a new scandium precursor, bis(ethylcyclopentadienyl)scandium-chloride [ClSc(EtCp)2], combined with N2-H2 plasma species, allowing for the deposition of conformal, high-quality ScN films at relatively low temperatures (200−300°C).

"We are thrilled by the prospects of this breakthrough, which underscores our dedication to innovation and excellence in the field of ALD," said Kurt Lesker IV. "This achievement is a testament to the hard work and expertise of our team, and we look forward to leveraging this technology to drive sustainable business growth."

The ScN films produced by this process exhibit high crystalline quality and excellent electrical properties, with high mobility and low resistivity. This makes them suitable for advanced electronic applications, including thermoelectric applications and as an interlayer for epitaxial gallium nitride (GaN) growth. The ability to conformally coat high aspect ratio (HAR) structures is particularly valuable for applications in 3D embedded memory and piezoelectric microelectromechanical systems (piezoMEMS).

The new ALD breakthrough positions Kurt J. Lesker Company as a leader in the ALD market, providing a significant competitive edge. KJLC’s unique UHP technology equips researchers to meet the challenges of next generation 3D nanotechnology. 

The new ALD publication, in JVSTA, will be featured on www.lesker.com and stay tuned for more updates as we continue to push the boundaries of ALD technology.

For more information, please visit our website or contact our marketing team.

Pioneering Digital Manufacturing Technology Will Revolutionize Semiconductor Packaging, Display Manufacturing, and Consumer Electronics

Las Vegas, US, January 8, 2025 – SCRONA AG, a leader in microfabrication technologies and the proud holder of a World Record for the smallest printed color picture, has unveiled its revolutionary 128-nozzle electrohydrodynamic (EHD) printhead at CES 2025. This groundbreaking innovation achieves a three-digit nozzle count in digital EHD technology for the first time, marking a major milestone that transforms EHD printing into a mass-production-ready solution.

Launching with a newly developed print engine for seamless integration into production tools by the end of Q1 2025, the 128-nozzle printhead is poised to revolutionize high-precision manufacturing across industries. "The rapid development from 8 to 48 and now to 128 nozzles in such a short time is a testament to the scalability of our MEMS-based EHD Gen-3 platform and execution of our team," said Dr. Patrick Galliker, CTO and Co-Founder of SCRONA.

A Leap in Digital Manufacturing for Key Industries

The SCRONA 128-nozzle printhead brings unprecedented precision, material flexibility, and scalability to industries such as semiconductor advanced packaging, display manufacturing, and consumer electronics. Key benefits and applications include:

1. Semiconductor Manufacturing:
- Revolutionary die-attach applications, dispensing ultra-small adhesive volumes with unparalleled accuracy.
- High-resolution printing of conductive interconnects, vital for advanced AI chiplets and chip manufacturing innovations.

2. Display Technology:
- Unmatched precision in applying quantum dots and color filters for next-generation micro-LED and OLED displays, enabling vibrant, energy-efficient screens.
- High-accuracy printing of adhesives and sealants for display packaging, facilitating thinner and flexible substrates.

3. Versatility Across Sectors:
- Enhanced printing capabilities for consumer electronics, defense, and life sciences, with the ability to print on curved or challenging substrates.
- A versatile solution surpassing the limitations of traditional inkjet and screen printing technologies.

Accelerating Mass Production Ready for EHD Technology

The introduction of the 128-nozzle printhead represents a paradigm shift in production technology, setting a new benchmark for accuracy, speed, and material flexibility. This innovation addresses the long-standing challenges of scaling EHD technology to meet the rigorous demands of high-volume manufacturing. "We are thrilled to unveil our 128-nozzle EHD printhead at CES 2025," said Dr. Patrick Heissler, CEO, SCRONA AG. "This breakthrough paves the way for manufacturers to achieve greater performance, miniaturization, and efficiency in production processes while unlocking new opportunities for innovation in advanced technologies."

About Scrona AG
Scrona is a spin-off from ETH Zurich, one of the top 10 global research universities. Scrona has developed the industry's first multi-nozzle printing platform that can digitally print with sub-micron precision, on any material and at scale. Its patented electrostatic printing technology is transforming manufacturing processes in the field of semiconductors, displays and many other products. It is enabling new designs not feasible for implementation with today’s processes while significantly reducing material, energy and water consumption.
Learn more at www.Scrona.com

From January 1, 2025 Heraeus is combining the high-performance materials expertise of Heraeus Conamic and Heraeus Comvance into a new operating company: Heraeus Covantics. The merged business will be led by a new management team. The legal entities will remain the same.

With the new operating company, Heraeus is further expanding its technology leadership in the manufacturing and processing of high-purity quartz, fused silica, and other high-end materials such as ceramics and innovative composites.

“We are creating a global powerhouse in which we drive innovation and exploit technological synergies,” explain Christoph Fark, Michael Werth and Nikolas Pojezny, Managing Directors of Heraeus Covantics. ”The new structure more closely aligns our combined capabilities and competencies with market requirements and customer needs. This enables our customers to strengthen their competitive advantage.”

Heraeus Covantics manufactures semi-finished products, complex system components and custom-tailored solutions made of quartz glass, fused silica and ceramic materials. They are used in the data transmission and telecommunication industry, the production of specialty optical fibers for industrial and medical applications, semiconductor manufacturing and optical applications among others.

About Heraeus
Heraeus is a family-owned global technology group headquartered in Hanau, Germany. The company’s roots go back to a family pharmacy started in 1660. With its expertise and resources, Heraeus has been making meaningful contributions over generations and is committed to do so in the future. Today, the group bundles diverse activities in four Business Platforms: Metals and Recycling, Healthcare, Semiconductor and Electronics, as well as Industrials. Customers benefit from innovative technologies and solutions based on broad materials knowledge and technological leadership. In the 2023 financial year, the group generated revenues of €25.6 billion (US$27.7 billion*) with approximately 16,400 employees in 40 countries. Heraeus is one of the top 10 family-owned companies in Germany.

About Heraeus Covantics
Heraeus Covantics is a technology leader specializing in the manufacturing and processing of the industry’s highest purity quartz, fused silica and other high-end materials such as ceramics and composites. With locations in Europe, USA and Asia, Heraeus Covantics manufactures semi-finished products, complex system components and custom-tailored solutions made of quartz glass, fused silica and ceramic materials. They are used in the data transmission and telecommunication industry, the production of specialty optical fibers for industrial and medical applications, semiconductor manufacturing and optical applications among others.

Registration

 

Early Bird Pricing (until February 18, 2025) 
$25 members
$49 non-members

Regular Pricing (after February 18, 2025)
$75 members
$149 non-members

Students:  Free
Contact Gity Samadi ([email protected]) with a picture of your student ID to receive your discount code.
 

Belgium France Germany Italy United States FEMC 24 Postponed tile.jpg Business Executive Technical
Highlighted content

NOTE: This webinar has been indefinitely postponed. 

The FDA’s Center for Devices and Radiological Health (CDRH) launched the voluntary Total Product Life Cycle (TPLC) Advisory Program (TAP) Pilot to help spur more rapid development of high-quality, safe, effective, and innovative medical devices that are critical to public health. TAP’s primary goal is to expedite patient access to innovative medical devices by providing early, frequent, and strategic communications with the FDA and by facilitating engagement with other key parties for developers of devices of public health importance. To achieve this goal, a dedicated cadre of FDA TAP Advisors proactively provide solutions-focused engagement that is tailored to each TAP Innovator’s needs in advancing devices to market and patient access. In this seminar, FDA TAP Advisors will discuss this pilot program and provide participants input on when in their regulatory journey TAP may be an option for them. 

ABOUT THE SPEAKERS:

Kimberly Knish, MS, CCRP, RAC
Kimberly is a TAP Advisor within FDA’s Center for Devices and Radiological Health, Total Product Life Cycle (TPLC) Advisory Program (TAP). In this role, she establishes and cultivates a wide network of synergistic relationships across the entire medical technology innovation ecosystem and integrates ecosystem, sponsor, and lead reviewer input into strategic planning options intended to reduce stakeholder risk and maximize the opportunities of timely commercial rollout and sustainable patient access. She brings to the FDA 30 years of medical technology industry experience within clinical affairs, regulatory affairs, health economics, reimbursement and quality systems. She has been involved with all phases of medical device development (concept through obsolescence) involving device types from Class III implantables to wearables and remote monitors. Therapeutic expertise spans cardiovascular, nervous, digestive, endocrine, respiratory, and skeletal systems. Kimberly holds a B.A. degree in Biology from the College of St. Benedict, a M.S. degree in Management from Cardinal Stritch University and has professional certifications in clinical research (CCRP) and regulatory affairs (RAC).

April Marrone, PhD, MBA
April is a Senior Advisor in the FDA/CDRH Total Product Lifecycle Program (TAP) since November 2023. Prior to her current role, April has served on the Obesity and Hepatobiliary Devices Team as the acting Assistant Director, Team Lead, Lead Reviewer, and chemistry consultant since 2014. In addition to supervisory, leadership, and medical device review responsibilities, April has promoted improvement in product manufacturing and quality through developing device specific FDA guidance documents, creating review tools to ensure consistency and quality in device review, and publishing external manuscripts on topics relevant to the FDA and industry on topics in the obesity and hepatobiliary device space. April has served as a Commissioner Fellowship Program (CFP) preceptor, mentor to new reviewers and advisors, and has developed and instructed Reviewer Certification Program courses. 

Prior to joining CDRH in 2014, April was a Commissioner Fellow at FDA’s National Center for Toxicology Research (NCTR) and has served on the CFP Advisory Board. During her tenure at the NCTR, April did research to develop novel epigenetic approaches to safely assess the safety and carcinogenicity of FDA regulated products. Prior to joining the FDA, April was a post-doctoral scientist at the University of Pittsburgh, Children’s Hospital of Pittsburgh where she studied epigenetic regulation of congenital kidney disease in a mouse model. April also completed post-doctoral training at the Max Planck Institute for Biophysical Chemistry where she studied genetic and epigenetic regulation of neuromuscular disease. April has a PhD in Chemistry and BS in Physics from the University of Central Florida and an MBA from Florida Institute of Technology.

United States

Kimberly Knish
Kimberly Knish
TAP Advisor
FDA’s Center for Devices and Radiological Health
April Marrone
April Marrone
Senior Advisor
FDA’s Center for Devices and Radiological Health
Gity Samadi
Gity Samadi
Sr. Director R&D
SEMI
NBMC FlexTech Off Add to Calendar Disabled America/Los_Angeles Postponed
Event format

Registration Details

Registration is required for this event as it is likely to reach maximum room capacity, at which point interested attendees will be waitlisted.

SEMI Members:  $100

Non-Members of SEMI:  $150

Refunds possible before January 10, 2024.  Substitutions allowed up to January 24.

Questions? Contact James Amano at [email protected].

Belgium France Germany Ireland Italy United States Register Now EHSS25 800x800 Business Executive Technical

The Summit includes strategic business and technical information for many levels and sectors of the ecosystem, including:

  • Government relations/advocacy staff
  • EHS regulatory professionals
  • Senior executives
  • Business development
  • Device manufacturers
  • Equipment suppliers
  • Materials suppliers
  • Component suppliers
  • Fab and facility systems construction companies

SEMI
673 South Milpitas Avenue
Milpitas, CA 95035
United States

8:30 am - 9:00 am

Registration & Networking

9:00 am - 9:05 am
Joe Stockunas, SEMI Americas
Joe Stockunas
President, SEMI Americas
SEMI

Welcome and Introduction

9:05 am - 9:20 am
James Amano
James Amano
Sr. Director, EHS
SEMI

SEMI EHS Overview

9:20 am - 9:50 am
Russ Lamotte
K. Russell LaMotte
Beveridge & Diamond, PC

US Regulatory Landscape Under 2nd Trump Administration and Global Impact

9:50 am - 10:15 am
Stefano Ramundo Orlando
Stefano Orlando
Manager, Advocacy & Public Policy
SEMI

EU: PFAS Restriction, F-Gas, Regulation, GENESIS, REACH

10:15 am - 10:40 am

Break

10:40 am - 11:05 am
Russ Lamotte
K. Russell LaMotte
Principal
Beveridge & Diamond, PC

US EPA AIM Act: Tech Transition Rule

11:05 am - 11:30 am
Aparna Subramanian EMD
Aparna Subramanian
Head of Manufacturing & Sustaining Engineering, DS&S
EMD Electronics
Lauren Crane
Lauren Crane
Product Safety/Env. Reg. Compliance Specialist
Lam Research

PFAS Taxonomy (independent, responsible, free, etc.)

11:30 am - 11:55 am
James Amano, SEMI
James Amano
SEMI

US EPA TSCA New Substances of Concern

11:55 am - 12:15 pm

Morning Session Q&A

12:15 pm - 1:15 pm

Lunch & Networking

1:15 pm - 1:20 pm
James Amano, SEMI
James Amano
SEMI

Review of Afternoon Agenda

1:20 pm - 1:50 pm
Mark Slezak, JSR Micro
Mark Slezak
President
JSR
Maresa Thompson, JSR
Maresa Thompson
Regulatory Affairs Manager
JSR Micro

US EPA New Chemical Authorization Process

1:50 pm - 2:20 pm
Russ Lamotte
K. Russell LaMotte
Principal
Beveridge & Diamond, PC

Plastics Legislation and Implications for Semiconductor Industry

2:20 pm - 2:35 pm
Ben Kallen, SEMI
Ben Kallen
Sr. Manager, Public Policy & Advocacy
SEMI

SEMI DC Advocacy Overview

2:35 pm - 2:55 pm

Afternoon Q&A

3:00 pm - 3:30 pm

Networking

EHS Sustainability Standards

Plan now to join fellow semiconductor industry professionals at SEMI Headquarters in Milpitas, California at the 2025 SEMI EHS Summit.

Industry experts will present on the regulatory matters that will impact the industry in 2025 and beyond, followed by discussions on taking collective action to strengthen semiconductor manufacturing. 

Topics will include:

  • US Regulatory Landscape under second Trump Administration and global impact
  • US EPA New Chemical Authorization Process
  • Europe: PFAS restriction, F-Gas restriction, GENESIS Consortium, REACH restriction, etc.
  • US EPA Technology Transition Rule
  • UN Plastics Treaty and related policies
  • US EPA TSCA New Substances of Concern
  • PFAS taxonomy
  • Overview of SEMI EHS activities, including SEMI PFAS Initiative 

Attend, network and strategically prepare your company.  This is an in-person event only.

8:30 am - 3:30 pm Off Add to Calendar 2025-02-11 08:30:00 2025-02-11 15:30:00 2025 EHS Summit Plan now to join fellow semiconductor industry professionals at SEMI Headquarters in Milpitas, California at the 2025 SEMI EHS Summit.Industry experts will present on the regulatory matters that will impact the industry in 2025 and beyond, followed by discussions on taking collective action to strengthen semiconductor manufacturing. Topics will include:US Regulatory Landscape under second Trump Administration and global impactUS EPA New Chemical Authorization ProcessEurope: PFAS restriction, F-Gas restriction, GENESIS Consortium, REACH restriction, etc.US EPA Technology Transition RuleUN Plastics Treaty and related policiesUS EPA TSCA New Substances of ConcernPFAS taxonomyOverview of SEMI EHS activities, including SEMI PFAS Initiative Attend, network and strategically prepare your company.  This is an in-person event only. SEMI 673 South Milpitas Avenue Milpitas, CA 95035 United States SEMI.org [email protected] America/Los_Angeles public America/Los_Angeles

Innexis delivers a set of products and capabilities to address demand for shift-left software development in the IC development process

With more demanding software workloads, it is critical to facilitate the development and execution of realistic workloads early in the design phase to shorten overall development time and identify hardware and software defects earlier
Siemens Digital Industries Software announced today the Innexis product suite, a complement to its industry leading Veloce™ hardware-assisted verification and validation system.

Building on the success and rapid adoption of Veloce, Siemens’ Innexis product suite delivers a set of capabilities to address customer demand for shift-left software in the early phases of IC development. These products include a hardware/software development flow from virtual to hybrid to full RTL, an architecture native virtual platform for early high-speed software development and a simulation backplane that enables the development of digital twins in Siemens’ PAVE360™ software for software-defined vehicles and other complex systems.

“The complexity of integrated circuits (IC) is increasing exponentially, designers need more efficient methodologies to meet industry demands. Veloce has seen rapid adoption by industry leaders to help solve this critical bottleneck. The Innexis product suite extends workflow improvements from Veloce to help our customers shift left their IC development and debug cycle,” said Jean-Marie Brunet, vice president and general manager, Hardware-Assisted Verification, Siemens Digital Industries Software. “This enables IC design to begin months before final RTL, all while using a common software workload across the development process.”

Adoption of a shift-left approach for software development and IP verification processes is now mandatory. As chip designs become increasingly complex due to more demanding software workloads, it is critical to enable the development and execution of realistic workloads early in the design phase. A proactive shift-left software approach helps mitigate the risk of identifying issues late in the development cycle.

“The implementation of Innexis in our development process has significantly enhanced software and system validation performance, thereby improving the efficiency of our teams and projects. By enabling heterogeneous component modeling within virtual platforms, it allows us to create realistic high-speed models of System on Chips (SoCs),” said Ari Hautala, Principal System Architect, Nokia Mobile Networks. “Furthermore, the integration of these high-speed virtual platforms with RTL IP on Veloce emulators facilitates superior overall performance while still permitting precise cycle-accurate performance and power analysis on RTL model components. Additionally, Innexis offers exceptional visibility and debuggability for the SoC design, along with the capability to integrate and execute a large number of complex test cases effectively.”

Currently, the Innexis product suite consists of:

Innexis Developer Pro: Innexis Developer Pro software provides a connected development flow from virtual to hybrid to full RTL. This provides a comprehensive environment for accelerating the creation of complex SoC design supporting a wide range of use-cases including seamless hardware-software co-development, co-validation, and pre-silicon cycle accurate analysis and validation. Innexis Developer Pro supports the modelling of complex SoC’s with heterogeneous cores and custom SystemC model components. In addition, it provides the ability to run in both virtual plus RTL hybrid mode for high performance execution, and then at a time of interest switch to full RTL emulation enabling high accuracy analysis of the full SoC when required.

Innexis Architecture Native Acceleration (ANA): Innexis Architecture Native Acceleration software is a cloud- based high-speed virtual platform. By running natively on Arm based servers the software workloads run at much higher speeds than on typical instruction set simulation based virtual platforms. Cloud hosting also provides scalable compute resources and simple browser-based access and tools. Innexis Architecture Native Acceleration can also run on local Arm based servers if preferred. In both cases it enables early software development and testing, and early software defect identification.

Innexis Virtual System Interconnect: Innexis Virtual System Interconnect software facilitates the creation and simulation of comprehensive system level digital twin platforms by seamlessly connecting multi-behavioral virtual and physical subsystems, supporting a variety of communication protocols. Innexis Virtual System Interconnect behavioral models can include Innexis Developer Pro or Innexis Architecture Native Acceleration SoC models, supporting system-level shift-left software development and RTL verification.

To learn more about Siemens’ Innexis product suite and how it addresses the demand for shift-left software development in the integrated circuit development process, visit: www.siemens.com/innexis

About Siemens
Siemens Digital Industries Software helps organizations of all sizes digitally transform using software, hardware and services from the Siemens Xcelerator business platform. Siemens' software and the comprehensive digital twin enable companies to optimize their design, engineering and manufacturing processes to turn today's ideas into the sustainable products of the future. From chips to entire systems, from product to process, across all industries. Siemens Digital Industries Software – Accelerating transformation.

Note: A list of relevant Siemens trademarks can be found here. Other trademarks belong to their respective owners.

Heidelberg Instruments Reports Major Orders for the VPG+ 1400 FPD Volume Pattern Generator from Leading Asian Photomask Manufacturers

Heidelberg, Germany – Heidelberg Instruments has secured two major orders for its VPG+ 1400 FPD Volume Pattern Generator from leading photomask manufacturers in Asia, with a total order value between EUR 9 million and EUR 10 million. Deliveries are scheduled for 2025.

“These significant order intakes mark major milestones for the company, reinforcing our market position and driving further innovation and growth in the display technology sector”, says Alexander Forozan, VP of Global Sales and Business Development.

The VPG+ 1400 is Heidelberg Instruments’ largest system, specifically designed for large-format photomask patterning in the flat panel display (FPD) industry. It supports mask sizes up to 1400 x 1400 mm², making it ideal for various flat panel display generations (G4 to G8). The VPG+ 1400 sets a new standard for high-throughput photomask production, offering the precision and scalability required for large displays. Additionally, it delivers the accuracy needed to produce large-area halftone photomasks for flat panel displays.

Equipped with advanced metrology and alignment features, including Cognex AI-based image recognition, the system ensures precise alignment for multilayered masks. Its linear and nonlinear coordinate corrections further enable precise overlay across tools.
By addressing the diverse exposure needs of customers, Heidelberg Instruments' large-area VPG+ Volume Pattern Generators have proven to be valuable assets in display photomask production lines.

Further information: https://heidelberg-instruments.com/product/vpg-1400-fpd/

Innovative plug-and-play device helps conduct comprehensive equipment compliance tests for automatic carrier delivery in automated fabs

SEMICON Europa, Munich, Germany, November 12, 2024 – Agileo Automation, a leading provider of control and connectivity solutions for global semiconductor equipment manufacturers, today launches the E84 PIO Box at Booth #C2848. This handheld device offers a new lightweight interface for fab staff to test semiconductor equipment software for compliance with SEMI’s E84 and GEM300 standards suite for automatic carrier delivery. It improves the readability, identification, and validation of E84 signal exchanges and functional aspects in cleanrooms or workshops. Integrated with Agileo Automation’s Speech Scenario software that emulates the fab host and validates the SECS/GEM interface with predefined test scenarios, the E84 PIO Box can easily emulate automated carrier delivery systems such as overhead hoist transport or automated guided vehicles. It is able to detect non-compliance and other functional issues thanks to its close alignment with SEMI’s E84 standard. The device features a DB25 connector for easy integration with E84 passive systems such as a load port and connects directly to a PC via a single USB cable for both data and power supply.

“In highly automated fabs, even minor carrier delivery issues can lead to costly downtime. Our E84 PIO Box is designed to rigorously validate nominal and error cases, ensuring seamless operations and fast recovery, benefiting both equipment manufacturers and facilities alike,” explains Marc Engel, CEO of Agileo Automation. “Early adopters have seen significant improvements in overall equipment software quality and now approach each software update with greater confidence, backed by consistent testing results.”

About Agileo Automation
Since its inception in 2010 in Poitiers, France, Agileo Automation has empowered global semiconductor equipment manufacturers to optimize their production machines with control, communication, data acquisition, and testing solutions, enabling their deployment in large-scale fabs worldwide. At the heart of Industry 4.0, Agileo’s A²ECF-SEMI framework provides a robust foundation for developing equipment controller software, leveraging the SEMI SECS/GEM and GEM300 standard suites. As a member of SEMI and the OPC Foundation, Agileo is a key contributor to the development and integration of industry standards such as SEMI standards and OPC Unified Architecture (OPC-UA). For more information, please visit our web site or follow us on LinkedIn.

Registration Details

$39 for SEMI Members (sign into your account with your work email to be recognized)

$59 for non-SEMI Members

Belgium China France Germany Ireland Italy Japan Malaysia Singapore South Korea Taiwan United States Vietnam Register for the 9:00-10:00 AM PT Session Register for the 4:00-5:00 PM PT Session SSI Webinar Series tile 360x317 - Cloned Business Executive
Highlighted content

Abstract

Companies across the semiconductor value chain must respond to a dynamic horizon as the ISSB Standards are adopted by securities regulators, standard-setters and stock exchanges around the world. At the same time, investors are asking companies to voluntarily transition from the TCFD recommendations to the ISSB Standards to meet their information needs.

To clarify what the ISSB Standards mean for the semiconductor value chain, SEMI is pleased to collaborate with the IFRS Foundation, which is the organizational seat of the ISSB. Our webinar, ISSB Standards Adoption and Reporting for the Semiconductor Value Chain, outlines the stakes for companies, demonstrates the business value of the Standards (IFRS S1 and IFRS S2), answers audience questions, and provides a venue for information exchange. There will be a deep dive into implications for climate reporting under IFRS S2 after a high-level look at the background and workplan of the ISSB.

Our distinguished speakers from IFRS Foundation are Neil Stewart, Director of Corporate Outreach, and Jing Zhang, Head of Climate Research.

This event is part of the SEMI webinar series, “Global State of Play: Sustainability Regulations, Reporting, & Incentives.” This series offers semiconductor industry professionals the chance to interact with top-tier experts on the most pressing challenges in compliance, disclosure, and strategy for sustainable business.

Speakers

Neil Stewart

Neil Stewart, Director of Corporate Outreach, IFRS Foundation

Neil Stewart is the International Sustainability Standards Board’s New York-based Director of Corporate Outreach, working with preparers, industry associations, the accounting profession and consultants to build awareness and understanding of the ISSB Standards and SASB Standards. Neil joined SASB in 2020 from Citigroup.

 

 

 

 

Jing Zhang

Jing Zhang, Head of Climate Research, IFRS Foundation

Jing Zhang is Head of Climate Research on the International Sustainability Standards Board’s technical staff. Previously he was the Global Head of Quantitative Research at Moody’s Analytics. Jing has numerous published books and research papers on financial risk, including the Risk Publications book “Climate Change: Managing the Financial Risk and Funding the Transition.” Jing has a PhD from the Wharton School of the University of Pennsylvania.

United States

Sustainability

Worldwide, companies in the semiconductor value chain are undergoing paradigm shifts in how they report sustainability-related risks and opportunities to stakeholders in government and capital markets.

Semiconductor manufacturing and design firms, together with their business partners, face heightened pressure to report on their performance related to climate transition, human capital management, supply chain management, and a host of other environmental, social, and governance issues.

On one hand, companies face a patchwork of reporting rules conditioned on where they do business. On the other hand,  a global baseline of sustainability-related disclosures ushered in by the IFRS Foundation’s International Sustainability Standards Board (ISSB) is gathering momentum.

Times

Multiple sessions available!
EMEA: Thursday, January 23, 2025 6:00-7:00 pm Central European Time (AM Session - 9:00-10:00 am Pacific)
America:  Thursday, January 23, 2025, 9:00-10:00 am or 4:00-5:00 pm Pacific Time
Asia Pacific: Friday, January 24, 2025 9-10 am Japan Standard Time (PM Session) 4-5 pm Pacific) 
Off Add to Calendar Disabled America/Los_Angeles
Event format