downloadGroupGroupnoun_press release_995423_000000 copyGroupnoun_Feed_96767_000000Group 19noun_pictures_1817522_000000Member company iconResource item iconStore item iconGroup 19Group 19noun_Photo_2085192_000000 Copynoun_presentation_2096081_000000Group 19Group Copy 7noun_webinar_692730_000000Path
Skip to main content
Default Banner Image

China

The Electronic System Design Alliance, a SEMI Technology Community, today announced Xpeedic is now an alliance member.

Xpeedic of Shanghai, China, and Bellevue, Wash., is noted for addressing challenges across the full spectrum of chip, package and system designs with an EDA simulation platform supporting advanced nodes and packaging to enable next-generation high-frequency, high-speed integrated systems. Xpeedic’s products are powered by its proprietary electromagnetic and circuit solver technologies.

“The ESD Alliance is a great platform to promote the EDA industry because it plays an invaluable role in bringing new technologies and new products into the market,” states Dr. Feng Ling, Xpeedic’s CEO. “Being an ESD Alliance member, we hope to increase the visibility of our technologies and products throughout the semiconductor design ecosystem.”

“As an emerging company in a critical design space, Xpeedic will benefit from its SEMI ESD Alliance membership,” adds Bob Smith, its executive director. “Our networking, educational opportunities and technical initiatives are tailored for companies of all sizes and needs.”

As a member of the ESD Alliance, Xpeedic is also a member of SEMI, the global industry association representing the worldwide electronic product design and manufacturing supply chain.

About Xpeedic
Xpeedic is a leading provider of EDA solutions to accelerate designs and simulations for next-generation high-frequency, high-speed chip, package and systems, including RF front-end components and modules, high-speed interconnects, connectors, IC packages and PCBs. Its customers across the worldwide semiconductor, computer, consumer electronics, and telecommunications markets rely on Xpeedic to streamline design processes, improve end-product performance, and accelerate time to market. Xpeedic also delivers the best-in-class RF filters for mobile and IoT market with its diversified filter technologies, in-house customized design tools, and stable foundry/package partnerships. Founded in 2010, Xpeedic has offices in the U.S. and China.

About the SEMI Electronic System Design Alliance
The Electronic System Design (ESD) Alliance, a SEMI Technology Community representing members in the electronic system and semiconductor design ecosystem, is a community that addresses technical, marketing, economic and legislative issues affecting the entire industry. It acts as the central voice to communicate and promote the value of the semiconductor design ecosystem as a vital component of the global electronics industry.

Follow SEMI ESD Alliance
www.esd-alliance.org
ESD Alliance Bridging the Frontier blog
Twitter: @ESDAlliance
LinkedIn
Facebook

All trademarks and registered trademarks are the property of their respective owners.

Association Contact
Nanette Collins
Public Relations for the ESD Alliance
Email: [email protected]

SCANLAB GmbH together with its sister companies Blackbird Robotersysteme GmbH and Holo/Or Ltd. is developing promising new system concepts for laser applications such as laser welding of bipolar plates and additive manufacturing (metal 3D printing). By integrating tailored beam shapers, the novel scan setup showed the potential to nearly double the productivity of welding bipolar plates for hydrogen fuel cells.

Fuel cell technology was considered a niche market for a long time. Due to the transition phase in energy generation and the search for alternative drives, the market demand might grow notably. For efficient mass production an increase of throughput in welding of metal bipolar plates, used to build the stacks in a fuel cell, is needed. High welding speeds require fast scan systems and high power lasers, both available. However, it’s the welding process itself which determines the maximum reachable speed. Weld seam failures such as humping effects and undercut occur when a certain speed limit is exceeded.

Blackbird Robotersysteme set up a test rig integrating the 2D scan head intelliSCAN from SCANLAB and HOLO/OR’s latest development the Flexishaper, a full range adjustable beam shaper. The necessary beam shape was determined based on welding process simulations. The layout of the utilized beam shaper is the result of a combined optical design, integrating both diffractive optical elements (DOE) and scan system. The processing tests demonstrated to shift the speed limit of failure free welding speed from 45 m/min up to 70 m/min.

Adopting processing experience with DOEs
Thin sheet welding of bipolar plates has similar requirements to laser powder bed fusion (LPBF) processes. Both require scan field sizes up to 500 x 500 mm² with a typical processing speed around 1m/s and below. Also in metal 3D printing the processing speed is not limited by the speed of the scanner or the available laser power, but it is mostly the process itself which limits the throughput. Thus, the encouraging laser welding results are the first step on the way to further optimize LPBF processes as well.

“Our joint company holding creates the trust that is necessary for such a close cooperation to explore innovative solutions. Only in a setup like this you can openly analyze the upcoming market requirements and transfer the outcome in an optical design” recounts Georg Hofner, CEO SCANLAB.

“Our sister companies provide a construction kit for us, which we can translate into tangible benefits for our markets and customers based on our specific experience and application knowledge” adds Karl Christian Messer, CEO Blackbird Robotersysteme.

“This is exactly the kind of cooperation that creates high value products by combining our unique beam shaping expertise with our sister companies market deep understanding” concludes Israel Grossinger, Owner and President of HOLO/OR.

The next steps will be to test the laser welding concept in a larger scale setup and to pursue different applications in parallel. As the fiberSYS meets requirements of both LPBF and laser welding processes, the integration of DOEs into this scan system, particularly suited for multi head laser machines, was included in the development road map.

At the end of 2021, there were 153 semiconductor fabs processing 300mm wafers for the fabrication of ICs, including CMOS image sensors, and non-IC products such as power discretes.

The 300mm wafer fab count increased by 14 in 2021, the most in one year since the same number opened in 2005. There are 10 fabs scheduled to open in 2022, followed by another 13 in 2023 and 10 in 2024. This puts the industry on pace to have more than 200 300mm fab lines in operation by 2026. These are projections made in Knometa’s new Global Wafer Capacity 2022 report.

An increasing number of 300mm fabs are being built to fabricate non-IC devices, and power transistors in particular. The manufacturing cost benefits of processing chips on the large wafers come into play for device types characterized by large die sizes and high volumes. Examples of integrated circuits with these characteristics include DRAMs, flash memory, image sensors, complex logic and microcomponent ICs, PMICs, baseband processors, audio CODECs, and display drivers. While large-size power transistors are still small compared to the die sizes of these ICs, they ship in high volumes and are big enough to keep a 300mm fab loaded at a cost-effective production level. According to IC Insights, unit demand for power transistors in 2021 reached 43.5 billion for power MOSFETs and 2.2 billion for IGBTs.

300mm Wafer Fabs Opening in 2022

  • CR Micro (Runxin Microelectronics) fab in Chongqing, China, for power semiconductors
  • Silan Microelectronics fab in Xiamen, Fujian, China for power discretes and sensors
  • SK Hynix M15 Phase 2 fab in Cheongju, Korea, for 3D NAND flash
  • SMIC fab in Shenzhen for foundry services
  • ST/Tower joint venture fab in Agrate, Italy, for mixed-signal, power, and RF ICs and foundry services
  • TI RFAB2 in Richardson, Texas, USA, for analog ICs
  • TSMC Fab 18 Phase 4 in Tainan, Taiwan, for foundry services
  • TSMC Fab 16 Phase 2 in Nanjing, Jiangsu, China, for foundry services
  • TSMC Fab 18 Phase 5 in Tainan, Taiwan, for foundry services
    Winbond fab in Kaohsiung, Taiwan, for DRAMs

Of the 10 300mm wafer fabs scheduled to begin operations in 2022, two will be focused on the production of non-IC products. One is a CR Micro fab in Chongqing, China, and the other a fab in Xiamen, China, owned by Silan Microelectronics.

One-third of the new 300mm fabs opening this year are being built by TSMC. Responding to high demand for its foundry services, the company increased its capital spending 74% in 2021 to $30 billion. Much of that spending went toward equipping the Phase 4 and Phase 5 fabs at its Fab 18 campus in Tainan. TSMC is also finishing up a second fab at it Fab 16 site in Nanjing, China, to meet demand for mature technologies, especially 28nm CMOS.

Texas Instruments and STMicroelectronics (and its new fab partner Tower Semiconductor) are completing the construction of 300mm fabs targeted at analog and mixed-signal IC production. TI reported a huge increase in capital spending for 2021 with 279% more spent during the year than in 2020. Most of the money was used to buy new equipment for the company’s second fab in Richardson, Texas, and third 300mm fab overall. The RFAB2 facility will more than double wafer capacity at the Richardson site.

Only two of the new 300mm fabs scheduled to open in 2022 are for memory products. SK Hynix is expected to begin operations on a Phase 2 line for 3D NAND at its M15 fab site in Cheongju, Korea, while Winbond plans to start up a new DRAM fab in Kaohsiung, Taiwan.

View more information about Global Wafer Capacity 2022 at https://knometa.com/gwc

BENEQ, PRESS RELEASE, March 10, 2022, 14.00 EEST

Beneq, the home of Atomic Layer Deposition (ALD), has introduced BeneqCare, a new modular solution to offer support and maintenance services to organizations that own and operate Beneq ALD equipment.

Beneq leads the market with ALD products for R&D, semiconductor device fabrication, 3D and batch production, ultra-fast spatial ALD (C2R), and roll-to-roll ALD. Today, the company has launched BeneqCare to help customers in the EU, Asia and the USA maximize the value of their ALD tools throughout their equipment’s life cycles.

“We have been investing heavily in widening our service capabilities worldwide. Now, we offer service coverage in all regions. We have also established spare part hubs in every region at Beneq offices,” says Hans Fabritius, Vice President, Life Cycle Services at Beneq.

“BeneqCare simplifies ALD equipment ownership by helping our customers maximize uptime and gain access to the right support at every stage of their tool’s life cycle. We are ready to assist our customers in meeting their productivity requirements –from training personnel in using the equipment to meeting any unscheduled maintenance or spare parts needs,” asserts Fabritius.

BeneqCare provides Beneq customers who operate in the industrial and research sectors with a wide range of service modules to suit their operations, from extended warranty and training services to remote or onsite support.

“Our customers have high expectations for the performance of their Beneq ALD tools. BeneqCare brings them versatile support and service plans that grow with their businesses,” says Fabritius.

Companies and research facilities that have commissioned Beneq ALD equipment can avail of a variety of BeneqCare service modules to suit their unique requirements. Among the BeneqCare modules are technical support services, including remote support via Augmented Reality (AR); spare part services; extended warranties; preventive as well as unscheduled maintenance services; and training.

Learn more about BeneqCare: www.beneq.com/beneqcare/

Further information
Lie Luo, Head of Marketing, [email protected]

About Beneq
Beneq is the home of atomic layer deposition. In 1984, we established the world’s first industrial production using ALD. Today, we lead the market with products for R&D (TFS 200, TFS 500, R2), semiconductor device fabrication (Transform®), 3D and batch production (P400A, P800, P1500), ultra-fast spatial ALD (C2R), and roll-to-roll ALD (Genesis).

Beneq’s unique Development Service simplifies customer adoption and proof-of-concept for new ALD processes, while our Coating Service cuts down time to market by outsourcing state of the art ALD production. Our team of engineers and experts is dedicated to making ALD tools accessible for researchers.

TEMPE, Ariz. and AUSTIN, Texas—March 3, 2022—Moov, a data-fueled marketplace for used semiconductor manufacturing equipment, today announced its “Money Back Guarantee” (‘MBG’) program. It is the industry’s first no-questions-asked, money-back-guarantee program that covers 91% of all listings on Moov’s platform, which currently lists roughly $1.5B of available assets and growing.

Moov’s guarantee program provides peace of mind during an especially turbulent time within the industry. Equipment shortages, particularly for older nodes, and wait times exceeding 16 months for new equipment mean more buyers than ever are looking for secondary-market options upon which they can rely.

“In an industry plagued with bad actors, Moov is leading the way by effectively removing all risk for second-hand transactions — a decision that will likely expedite the growth of companies' used-equipment budgets within the broader $100 billion-a-year global spend on chip manufacturing equipment,” said Boyd Grubbs, CEO of Bridge Tronic Global, a California-headquartered provider of manufacturing equipment in the secondary market.

Purchasers — be they end-users, equipment manufacturers or brokers — of Moov equipment who are unsatisfied after receiving it for any reason will be refunded by the company. Moov will return the equipment to its inventory.

Moov is the first company in the sector to offer this type of guarantee, further solidifying its position as market leader in the pre-owned semiconductor manufacturing equipment industry. The new program augments Moov’s existing added services, insurance, tracking and supplier verification.

“Risk is the No. 1 factor in purchasing equipment on the secondary market,” said Raymond Mahon, Moov’s director of customer success and head of the company’s Austin office. “Anyone who has been in this industry for even as little as a year has experienced purchasing six-figure equipment where key parts were missing, misrepresented or damaged before they reached their destination. A lack of standards, transparency and accountability has been pervasive in buying second-source equipment. It is probably the top barrier to a healthy secondary-equipment market.”

Hearing complaints reflecting such experiences prompted Moov to develop the program. Even customers working with billion-dollar market-cap public companies have endured these kinds of disappointments.

How the Guarantee Works:
Moov takes responsibility for the entire process of buying and selling second-source semiconductor equipment from purchase to delivery and return. It will encrypt applications to verify equipment prior to closing a transaction. In the unlikely event that faulty equipment slips by the verification process, Moov will refund the purchaser’s money — no questions asked. Moov also will tag that equipment with trackers, ensuring its safe arrival. Moov’s insurance will protect the buyer if an incident occurs while the equipment is in transit.

This set of procedures is a stark departure from the pre-owned semiconductor equipment industry’s standard terms: 100% pre-payment, as-is, where-is and no warranty. Today, little accountability exists when equipment is not marketed accurately. Obtaining compensation of any sort is rare, regardless of how egregious the misrepresentation of equipment might be. That current inefficiency results in wasted capital expenditures totaling millions of dollars.

MBG especially caters to end-users currently being forced onto the secondary market by original semiconductor equipment manufacturers’ long lead times on new equipment. End-user clients require equipment to perform immediately to expectations. They can’t afford to waste capital expenditures.

The company hopes the one-of-its-kind policy ultimately will put an end to the common practice of industry players hiding behind sales-agreement terms and conditions, regardless of the equipment’s state. Executives at Moov expect the guarantee to permanently improve the manner in which the market currently operates.

“Traditionally the market has been flooded with resellers, or entities with remarketing agreements attached to end-users with extremely one-sided terms and conditions where if there are any issues with the equipment it isn’t their problem,” Mahon said. “We fundamentally disagree with that premise, and aim to solidify our market leadership in trust.”

About Moov Technologies Inc.
Headquartered in Tempe, Arizona, and Austin, Texas, Moov is a technology-driven marketplace and asset management platform that matches buyers and sellers of pre-owned semiconductor manufacturing equipment. Built by a team with more than 50 years of experience in the manufacturing equipment brokerage industry, Moov’s platform ensures accurate listings and faster transactions. CEO Steven Zhou and Managing Director Maxam Yeung co-founded the company in 2017. Moov employs more than 50 people, and also boasts a presence in San Francisco; Shanghai, China; and Taipei, Taiwan. To learn more, please visit Moov.co.

Media Contact
Treble
Michael Kellner
[email protected]

Breker Verification Systems used the opening of DVCon U.S. today to unveil SystemUVM™, a framework designed to simplify specification model composition for test content synthesis with a UVM/SystemVerilog syntactic and semantic approach familiar to universal verification methodology (UVM) engineers.

Developed in partnership with leading semiconductor companies, Breker’s SystemUVM’s UVM-style specification model drives test content synthesis, leveraging artificial intelligence (AI) planning algorithms for deep sequential bug hunting in existing UVM environments.

A coverage-driven approach simplifies test composition and employs up-front randomization for efficient simulation and accelerated emulation. It enhances test content reuse through configurable scenario libraries and portability for system-on-chip (SoC) integration verification and beyond.

For more information go to: www.brekersystems.com/SystemUVM

The Breker Approach
“UVM is an effective standard for block-level verification,” remarks David Kelf, Breker’s CEO. “As blocks and subsystems get larger and more complicated, composing test content for the UVM environment becomes more difficult and harder to scale. By leveraging synthesis for test content generation, a 5X improvement for larger components and multi-IP subsystems is common in composition time combined with significant coverage increases. SystemUVM makes this easily accessible for verification specialists with a minimal learning curve, dramatically changing the nature of functional verification.”

Breker’s SystemUVM layers UVM class libraries on to Accellera’s Portable Stimulus Standard (PSS) to provide the look and feel of SystemVerilog/UVM and its procedural use model. Models can be composed rapidly, efficiently reused and easily understood and maintained through UVM’s register access level (RAL), a library of common verification functions and abstract “path constraints.”

SystemUVM code offers an alternative to generic PSS while still being built on the industry standard specifically targeting the needs of UVM engineers and recognizable to them, unleashing the power of PSS Test Content Synthesis tools, such as Breker’s TrekUVM™ and TrekSoC™ products.

SystemUVM-based Test Suite Synthesis allows the simplified generation of self-checking test content from a single abstract model complete with high-level path constraints for manageable code. Synthesis AI planning algorithms allow for specification state-space exploration, uncovering complex corner-cases that lead to potential complex bugs.

The coverage-driven nature of the process eliminates the need for coverage models and post-execution coverage analysis that results in test respins. With test randomization performed before execution, simulation is accelerated, and emulation can be used without an integrated testbench simulator, which increases its performance. The tests can also be reused in system verification via the Synthesizable VerificationOS layer without any change or disruption to the UVM testbench.

Availability and Pricing
SystemUVM is available today and is included in Breker’s Test Suite Synthesis product line.
Pricing is available upon request.
For more information, visit the Breker website or email [email protected].

Breker at DVCon U.S.
DVCon’s tutorial “PSS In The Real World” opens this year’s virtual conference at 9 a.m. P.S.T., showcasing the power and flexibility of Accellera’s Portable Stimulus Standard by highlighting several real-world examples. Adnan Hamid, Breker’s executive president and CTO, is a speaker.

“In-emulator UVM++ Randomized Testbenches for High Performance Functional Verification,” a Breker-sponsored workshop also Monday at 11:30 a.m. P.S.T., attendees will learn proven, practical methods to verify complex blocks, SoCs and sub-systems with a high degree of quality.

“The Meeting of the SoC Verification Hidden Dragons,” a panel organized by Breker and featuring Hamid will address the gap in semiconductor verification between block functional verification and system SoC validation. The panel will be held Wednesday, March 2, at 8:30 a.m. P.S.T.

About Breker Verification Systems
Breker Verification Systems is a leading provider of verification synthesis solutions that leverage SystemUVM, C++ and Portable Stimulus, a standard means to specify reusable verification intent. It is the first company to introduce graph-based verification and the synthesis of high-coverage test sets based on AI planning algorithms. Breker’s Test Suite Synthesis and TrekApp library allows the automated generation of high-coverage, powerful test cases for deployment into a variety of UVM, SoC and Post-Silicon verification environments. Case studies that feature Altera (now Intel), Analog Devices, Broadcom, IBM, Huawei and other companies leveraging Breker’s solutions are available on the Breker website. Breker is privately held and works with leading semiconductor companies worldwide.

Engage with Breker at:
Website: www.brekersystems.com
Twitter: @BrekerSystems
LinkedIn: https://www.linkedin.com/company/breker-verification-systems/
Facebook: https://www.facebook.com/BrekerSystems/

ESPOO, Finland, 17th of February 2022 – Fraunhofer Institute for Silicon Technology (ISIT) has taken PICOSUN® P-300B ALD system into use as their powder MEMS technology platform.

Fraunhofer ISIT PowderMEMS is a new innovative technology for creating three-dimensional microstructures from a multitude of materials on wafer level. The technology is based on bonding together µm-sized powder particles in a cavity with Atomic Layer Deposition (ALD). It has many advantages compared to other manufacturing techniques as it allows using much lower process temperatures compared to a traditional sintering process. The bonded porous structures are thermally and chemically resistant thus enabling their extensive post-processing in a clean room.

"The technology can be used for various applications, such as microelectronics, MEMS sensors, MEMS actuators and microfluidics. For example, it enables the integration of porous and magnetic 3D microstructures on wafer level", explains Dr. Björn Gojdka, Group Leader at Fraunhofer ISIT.

“We were looking for a solution for conformal high surface area coating of powder located in trenches. Picosun solution is a perfect fit for this need as we are also looking into scaling up the technology. We are especially happy about the tool’s hot wall reactor, versatile precursor sources and its easy maintenance”, states Dr. Thomas Lisec, Chief Scientist at Fraunhofer ISIT.

“We are excited over this new technology coming to life and all the opportunities it will bring. I am especially impressed by the potential applications for the Fraunhofer ISIT PowderMEMS as they are exceptionally diverse. I’m looking forward to continuing working closely with Fraunhofer ISIT on bringing the technology up to industrial production”, says Dr. Christoph Hossbach, General Manager of Picosun Europe GmbH.

More information:
Dr. Christoph Hossbach, General Manager, Picosun Europe GmbH
Tel. +49 1522 449 49 11
Email: [email protected]
Web: www.picosun.com

About Picosun
Picosun provides the most advanced ALD (Atomic Layer Deposition) thin film coating solutions for global industries. Picosun’s ALD solutions enable technological leap into the future, with turn-key production processes and unmatched, pioneering expertise in the field – dating back to the invention of the technology itself. Today, PICOSUN® ALD equipment are in daily manufacturing use in numerous leading industries around the world. Picosun is based in Finland, with subsidiaries in Germany, USA, Singapore, Japan, South Korea, China mainland and Taiwan, offices in India and France, and a world-wide sales and support network. Visit www.picosun.com.

About Fraunhofer ISIT
Fraunhofer ISIT in Itzehoe is one of Europe's most modern research facilities for microelectronics and microsystems technology. At the heart of the institute are the clean room facilities, large enough not only to conduct research but also to manufacture the developed microchips on an industrial scale. In close cooperation with partners from industry, 160 scientists at ISIT develop power electronics components and microsystems with fine moving structures for sensor technology and actuator technology, including the necessary packaging technology. www.isit.fraunhofer.de

Belgium China France Germany Ireland Italy Japan South Korea Taiwan United States Register Now https://discover.semi.org/new-gdsi-dicing-process-webinar-on-demand.html MSIG WEbinar tile Business Executive Technical Featured Speakers

About the Speaker:  Rich Boardman is a 15-year veteran of the Semiconductor industry whose expertise lies in equipment sets, process technology and consumables related to wafer or substrate dicing, grinding or polishing. Rich is a Senior Sales Engineer at GDSI, located in San Jose, California.

United States

Richard Boardman GDSI
Richard Boardman
Senior Sales Engineer
GDSI

Join us for this second webinar in the MSIG series on foundries, dicing, and packaging considerations in MEMS fabrication. 

In this session, GDSI will provide an introduction of the Stealth Dicing process, highlight the applications it is most well suited to, and share design rules and process window specifications.

The Stealth laser dicing process is a water-free, particle-free wafer singulation method.  It is particularly well suited to MEMS, Quantum, bio-sensing and Silicon Photonics to name a few use cases. Secondarily, it offers great value for multi-project wafer (MPW) applications since it allows singulation of the whole wafer in a single process step, negating the need for wafer sub-dicing and remounting.

Find out if your current wafer layout is compatible with the Stealth Dicing process, and if not, what must be done to ensure initial success with this innovative dicing technology. .

8:00 am - 9:00 am Off Add to Calendar 2022-03-30 08:00:00 2022-03-30 09:00:00 MSIG Webinar GDSI Dicing Process Join us for this second webinar in the MSIG series on foundries, dicing, and packaging considerations in MEMS fabrication.  In this session, GDSI will provide an introduction of the Stealth Dicing process, highlight the applications it is most well suited to, and share design rules and process window specifications. The Stealth laser dicing process is a water-free, particle-free wafer singulation method.  It is particularly well suited to MEMS, Quantum, bio-sensing and Silicon Photonics to name a few use cases. Secondarily, it offers great value for multi-project wafer (MPW) applications since it allows singulation of the whole wafer in a single process step, negating the need for wafer sub-dicing and remounting. Find out if your current wafer layout is compatible with the Stealth Dicing process, and if not, what must be done to ensure initial success with this innovative dicing technology. . United States SEMI.org [email protected] America/Los_Angeles public America/Los_Angeles
Event format

Registration

If you are SEMI Standards program member, please register here.

China I&C China TC Winter Meeting 2021
Highlighted content

Pudong Xinqu
Shanghai Shi
China

Standards

SEMI International Standards Program
SEMI Information & Control Standards Technical Committee China Chapter Spring Meeting 2022
Friday, March 25, 2022
13:30-16:30
China

Agenda

13:00 – 13:30 Registration

13:30 – 13:50 Welcome & Call to Order

13:50 – 14:00 Review Previous Meeting Minutes

14:00 – 14:05 SEMI Staff Report

14:05 – 14:35 Liaison Reports

14:35 – 15:20 SNARF Application & Discussion

15:20 – 16:10 TFOF Application

16:10 – 16:15 New Action Items Review

16:15 – 16:20 Next Meeting Date & Locale

Web Meeting link:Click here

 

Standards Contact information:
Isadora Jin
SEMI China
Email: [email protected]
Phone: 86.21.6027.8578

1:30 pm - 4:30 pm Off Add to Calendar 2022-03-25 13:30:00 2022-03-25 16:30:00 Information & Control Standards TC China Chapter Spring Meeting 2022 SEMI International Standards Program SEMI Information & Control Standards Technical Committee China Chapter Spring Meeting 2022 Friday, March 25, 2022 13:30-16:30 China I&C TC Chapter Meeting 2022 Spring Agenda.pdf (156.98 KB) Agenda 13:00 – 13:30 Registration 13:30 – 13:50 Welcome & Call to Order 13:50 – 14:00 Review Previous Meeting Minutes 14:00 – 14:05 SEMI Staff Report 14:05 – 14:35 Liaison Reports 14:35 – 15:20 SNARF Application & Discussion 15:20 – 16:10 TFOF Application 16:10 – 16:15 New Action Items Review 16:15 – 16:20 Next Meeting Date & Locale Web Meeting link:Click here   Standards Contact information: Isadora Jin SEMI China Email: [email protected] Phone: 86.21.6027.8578 Pudong Xinqu Shanghai Shi China SEMI.org [email protected] America/Los_Angeles public
GDSI logo

This webinar graciously underwritten by GDSI.  Registration is free to all attendees.

GDSI logo
Belgium China France Germany Ireland Italy Japan South Korea Taiwan United States Register Now https://discover.semi.org/designing-mems-with-ge-polaris-process-webinar-on-dem… 20220302 MSIG Webinar GE Business Executive Technical Featured Speakers

About the Speaker:  Robert MacDonald is a MEMS engineer at GE’s Research. His research is focused on high performance inertial sensors. He has over 20 years of experience in the MEMS and semiconductor industries. His work has covered the product life cycle of chemical, inertial and optical sensors from design through market introduction and manufacturing.

United States

Robert MacDonald, GE Research
Robert MacDonald
MEMS Engineer
GE Research
MSIG

Join us for this first webinar in the MSIG series on foundries, dicing, and packaging considerations in MEMS fabrication.

In this first in the series, GE Research will present their new MEMS process suitable for bulk silicon motion sensors. The process aims to deliver many features of complex MEMS flows, such as wafer level packaging with through silicon vias (TSVs), with a short cycle times and low mask counts. This webinar will introduce the Polaris process within the GE Research foundry and explain how to design the process, and our model for delivering new designs.

8:00 am - 9:00 am Off Add to Calendar 2022-03-02 08:00:00 2022-03-02 09:00:00 MSIG Webinar GE Polaris Process Join us for this first webinar in the MSIG series on foundries, dicing, and packaging considerations in MEMS fabrication. In this first in the series, GE Research will present their new MEMS process suitable for bulk silicon motion sensors. The process aims to deliver many features of complex MEMS flows, such as wafer level packaging with through silicon vias (TSVs), with a short cycle times and low mask counts. This webinar will introduce the Polaris process within the GE Research foundry and explain how to design the process, and our model for delivering new designs. United States SEMI.org [email protected] America/Los_Angeles public America/Los_Angeles
Event format