downloadGroupGroupnoun_press release_995423_000000 copyGroupnoun_Feed_96767_000000Group 19noun_pictures_1817522_000000Member company iconResource item iconStore item iconGroup 19Group 19noun_Photo_2085192_000000 Copynoun_presentation_2096081_000000Group 19Group Copy 7noun_webinar_692730_000000Path
Skip to main content
Post-Conference Report: SEMI Heterogeneous Integration SummitDemand for high-performance computing (HPC) chips is exploding. These super-speedy chips are critical for data centers and cloud computing infrastructures to support new performance-hungry technologies such as artificial intelligence (AI) and 5G. The challenge is for the devices and their multi-core architectures to couple high bandwidth density with low latency and high energy efficiency. Heterogenous integration offers a potential answer as an advanced packaging technology designed to meet these skyrocketing performance demands on HPC chips and open the door to a whole new world of 3D integrated circuits (ICs).So important are 3D ICs that Intel and TSMC representatives speaking at the recent Heterogeneous Integration Summit hosted by SEMI Taiwan in Taipei declared that the packaging technology will all but dictate the future of the industry. All told, 12 speakers from government, academia and a broad range of leading international companies from sectors including advanced packaging, design, manufacturing, silicon photonics, equipment and materials shared forward-looking strategies, the latest technologies and potential heterogeneous integration market opportunities. Koushik Banerjee, vice president, TMG, Assembly, and Test Technology Integration, at Intel pointed out that using heterogeneous integration for a single SiP (system-in-package) will deliver what the industry has long wanted by enabling multiple process nodes, more diverse silicon IP (intellectual property) and chip functionality, and chips that pair low energy with high frequency. Intel plans to announce its first Forveros 3D packaging product combining a 10nm HPC chiplet with a low-energy 22nm base die and stacked with memory on top. When asked about the future of advanced packaging technology, Banerjee said it will be very much about the combination of Foveros and its very own Embedded Multi-Die Interconnect Bridge (EMIB).For its part, TSMC, will continue to upgrade its CoWoS (Chip-on-Wafer-on-Substrate), InFO (Integrated Fan-out) and other 2.5D IC production solutions while developing 3D chip stacking technology such as SoIC and WoW (wafer-on-wafer). TSMC is ushering in a new age of 3D IC packaging, said Marvin Liao, Vice President, Backend Technology and Service Division, at TSMC. The company’s SoIC is based on Chip-on-Wafer concept, with the flexibility to support one-to-many or different process nodes, whereas its WoW integrates two wafers with solid yields that could be used for products of the same size or manufactured with mature process technology.Speakers also included representatives from ATOTECH, Lam Research, SPIL, Sigurd, Cadence, Grand Process Technology, ITRI (Industrial Technology Research Institute), Industrial Development Bureau, and Lee San-Liang, Distinguished Professor, Department of Electronic and Computer Engineering at National Taiwan University of Science and Technology all shared their perspectives on equipment, materials, and testing and how different industry value chains might contribute to the development of heterogeneous integration technology.Expected to be a key driver of the next wave of semiconductors, heterogeneous integration and related technologies – including 3D IC, FOWLP (Fan-out wafer-level packaging) / FOPLP (Fan-out panel-level packaging), silicon photonics, Micro LED, compound semiconductor, automated optical inspection and SLT (system level testing) – will be a key focus at SEMICON Taiwan 2019, September 18 to 20 in Taipei. The Heterogeneous Integration Innovation Zone – along with featured international programs such as SiP Global Summit, Strategic Materials Conference, the Smart Data Summit and the Smart Automotive Summit – will gather key industry players to reveal the latest technology breakthroughs and market trends.Emmy Yi is a senior marketing specialist at SEMI Taiwan.
Read More
New system-on-chip (SoC) devices are driving new memory architectures and photonic interfaces, while specialized new intellectual property (IP) requires analysis down to the nanometer and atomic levels because of single nanometer process nodes. According to Babak Taheri, CTO and EVP of products at Silvaco, a leading EDA Software, semiconductor IP company, a member of SEMI and the ESD Alliance, a SEMI Strategic Association Partner, design technology co-optimization and proven IP are required for this analysis.Taheri recently discussed atoms to systems in next-generation SoC designs with Nanette Collins ahead of ES Design West, co-located with SEMICON West, July 9-11 at the Moscone Center in San Francisco.ESD Alliance: For years now, the assumption is that each new chip design is more complex than the last. Why are the latest SoC designs even more complex than before?Taheri: New SoC devices for mobile phones, automobiles, intelligent edge nodes, big data compute and storage are adopting artificial intelligence and machine learning technologies. This is driving new compute, data flow, as well as memory architectures that are bandwidth-limited and some require photonic interfaces.One common denominator in present SoC design are the numerous blocks of IP. On average, over 85% of these blocks are reused. It’s cost-prohibitive to make these chips over and over again with new IP. According to some estimates, 90% of IP used in an SoC design by 2025 will be reused – only 10% is new technologies. That 10% is significant.ESD Alliance: How so?Taheri: Complex new technologies including flash memory, other advanced non-volatile memory technologies such as MRAM, RRAM and SoCs such as NVIDIA’s Xavier and Apple’s A12 use and reuse design IP at the architectural level.New technologies mean new materials and new processes. Single nanometer process nodes require specialized new IP that needs to be simulated and analyzed down to the nanometer and atomic levels.ESD Alliance: Does the atomic level changes the design equation?Taheri: Yes, it does. Designers need to be able to simulate at the atomic level and understand properties of these materials, and how they behave in at-process and at-device levels. They need be able to simulate the material's nanometer geometries, how molecules behave and how they interact for device operations. When they put together a process and a device, they need to know how the pieces behave and simulate before production.In other words, they run quite a few design experiments and quite a bit of simulation before they finalize the circuits and devices to silicon to save money.ESD Alliance: It’s obvious design automation will continue to have a vital role in design.Taheri: Yes, absolutely. Design technology co-optimization (DTCO) using TCAD solutions and proven design IP are needed to address the span from architecture to device and process physics. The importance of simulation, emulation and design technology co-optimization, along with fully verified and proven IP for SoC design, cannot be overstated. As designers generate devices and processors, they take that up to circuit-level simulation and high-level simulation, schematic capture, extractions and back annotation. They can go from atoms to simulating systems to the ability to do that under the same umbrella in order to get better chips, better yield and lower cost.Taheri’s talk Next Generation of SoC Design: From Atoms to Systems will be part of the Meet the Experts More than Moore session Tuesday, July 9, at 11:30 a.m. at the ES Design West SMART Design Pavilion. SEMICON West attendees are invited to Moscone Center’s South Hall to learn more about electronic system and semiconductor design and its links to the electronic product manufacturing and supply chain. Register for ES Design West or SEMICON West.Babak Taheri is Silvaco’s CTO and EVP of products, has more than 25 years of design experience. His current role managing Silvaco’s Technology CAD (TCAD), electronic design automation (EDA) and IP product divisions makes him an expert on what’s needed for the design of next-generation system-on-chips (SoCs). Previously, he was the CEO and president of IBT working with investors, private equity firms, and startups on M A, technology and business diligence. Babak received his Ph.D. in biomedical engineering from the University of California Davis with Bachelor of Science degrees in Electrical Engineering and Computer Science and Neurosciences. He has published more than 20 articles and holds 28 issued patents.Nanette Collins is a public relations representative for the Electronic System Design Alliance.
Read More
Shenyang is on an unwavering path to maturing its integrated circuit (IC) equipment manufacturing industry over the next few decades in response to the Made in China 2025 Strategy. Since the strategy’s introduction in 2015, the city, long a transportation and commercial hub of China's northeast, has built out a complete integrated circuit industrial chain integrating technical research and innovation, components and parts processing, and equipment manufacturing. Its ambition is to compete on the world stage.Shenyang has implemented policies and provided funding to support the development of its IC equipment and related industries to buttress the development of emerging industries. Speaking at the SEMI China Members Day 2019 in Shenyang, Zheng Guangwen, secretary-general of ICMTIA and Shenyang IC Equipment Industry Technology Innovation Strategic Alliance, said that the city, as a key IC equipment industry base in the upstream of China’s industrial chain, hopes to enter the international community in part by leveraging SEMI’s global platform. Zheng Guangwen, Secretary General, ICMTIA and Shenyang IC Equipment Industry Technology Innovation Strategic Alliance More than 150 representatives from member companies gathered at SEMI China Members Day 2019 to discuss China’s semiconductor industry investment and capital dynamics and semiconductor market trends. The event sought to promote stronger communication and interaction between the upstream and downstream of the semiconductor industry chain. The forum was co-sponsored by SEMI China and Shenyang Science and Technology Bureau and co-hosted by ICMTIA and Shenyang IC Equipment Industry Technology Innovation Strategic Alliance. Lung Chu, President of SEMI China Opening the event, Lung Chu, president of SEMI China, set stage for the discussion by noting that global semiconductor industry has been booming since 1957, reaching another record high of $470 billion in sales last year as it faced a critical juncture, with industry growth slowing in the first half of 2019. The slowdown was predictable and is temporary, a natural stage in the industry’s cyclicality. From a macro point of view, the development of advanced technology requires huge investment. There was an obvious gap in investment between enterprises, which often leads to the stronger become much stronger. Under these circumstances, it is very important for China to master key technologies and products during the process of catching up and surpassing. Each region should focus on its strengths.Enterprises should do their own business in a low-key way and keep a prudent and optimistic attitude. The number of SEMI China members has reached a new high. SEMI China is committed to becoming the best partner to realize China's semiconductor dreams. In promoting the development of global semiconductor industry and China's semiconductor industry, SEMI has continuously gathered strength and actively organized rich activities to promote the sustainable growth of Chinese semiconductor enterprises through international cooperation. Zhao Rigang, Director of SCTB, Shenyang Science and Technology Bureau Zhao Rigang, director of SCTB at Shenyang Science and Technology Bureau, pointed to the importance of SEMI’s pivotal role and global influence in cultivating cooperation between international and domestic industries including Shenyang’s IC sector. Speaking at the SEMI China Members Day 2019 in early June, Rigang said the growing importance of chips in China is a key catalyst for Shenyang’s rise as semiconductor sectors domestically and abroad invest heavily in a new generation of information technologies such as mobile Internet, cloud computing, big data, Internet of Things. Kang Jin, General Manager, SMIC Beijing For China’s semiconductor industry to flourish, the region must improve its IC supply capacity just as it has brought its PV industry to full maturation, said Kang Jin, general manager of SMIC Beijing. The key to developing China's integrated circuit industry, he said, lies in building a robust semiconductor supply chain. Zong Runfu, Chairman and General Manager, KINGSEMI Semiconductor Equipment Supply Chain DevelopmentLocalization has enabled KINGSEMI to optimize its technology design capabilities to produce high cost-performance equipment for greater competitive advantage, saidZong Runfu, chairman and general manager of KINGSEMI. While the localization rate of supply chain construction was over 50 percent, the localization rate for front-end equipment is still low. Zong Runfu said localization is imperative not only to lowering costs, but also to ameliorating the supply-guarantee rate, maintaining quality and shortening the delivery cycle. Russell Li, VP of Marketing and Business Development, WLCSP Packaging Solutions for 3D Active Sensing DevicesInternet of Things (IoT), artificial intelligence (AI), 5G and other technologies are starting to become a part of daily life as more sensors find their way into new retail stores and smartphones, a trend that will continue as autonomous transportation begins to take hold, said Russell Liu, VP of marketing and business development at WLCSP. The move to bring more human-like capabilities to technology is driving the implementation of perception function in devices, with passive sensors giving way to active sensors and machines translating the physical world into a 3D view through the eyes of a 3D camera. What’s more, the next generation of IoT devices will feature more integrated processors including signal processors, caches, sensors, photons, RF and MEMS, bringing the challenges of miniaturization to system integration. Liu said miniaturization will only be possible by developing advanced packaging technologies that enable highly integrated processors for mobile devices and intelligent automobiles. Wang Ronghua, VP of Technology, Dalian Xinguan Technology Getting Ready for GaN Power Electronics EraGaN offers excellent performance in optoelectronics, RF and power electronics and will coexist with and complement silicon devices for years to come, said Wang Ronghua, VP of Technology at Dalian Xinguan Technology. However, the industrialization of GaN power devices still faces technical challenges in application, reliability, packaging, epitaxy, device and process – all barriers to market adoption. To overcome these hurdles, GaN power devices must meet the reliability and cost-performance requirements of applications to which they are best suited.Ronghau said that GaN power devices, such as cascade and p-GaN enhanced devices, now support end products, proof that the era of gallium nitride has arrived. “Gallium nitride is quite different from silicon in epitaxy, device design and key technology, which requires close integration of upstream and downstream industry chains for effective promotion,” he said. Billy Feng, Executive Director, J.P. Morgan Is the Semiconductor Industry Still Cyclical? Since 2008, the semiconductor cycle has waned, disrupting the traditional thinking of investors, equipment suppliers and logistics channel providers as investors’ appetite for the chip industry investments has grown, said Billy Feng, executive director at J.P. Morgan. The long-term prospects for the semiconductor industry remain bright. But after reaching historic revenue highs in 2017 and 2018, the industry – and investor expectations – will enter a period of adjustment. Dr. Adam He, Executive Director, CGP Tech Fund The unique gene of the semiconductor industry consists of the blend of its lofty requirements for quality, reliability and consistency; cooperation between upstream and downstream sectors; internationalization; and a powerful ambition to innovate, said Dr. Adam He, Executive Director of CGP Tech Fund. He described Chinese chip enterprises he often encounters as falling into one of two entrepreneurial categories – IC experts and cross-border business people. Both want the answer to "how to make money and how to establish a solid competitive position?” He said. Adam believes that accessing the genes of the semiconductor industry is the answer to both questions and crucial to the maturation of China’s chip industry. The genes must be used to strengthen the Chinese manufacturing and materials sectors. Du Shanshan, Senior Analyst, SEMI China SEMI Market Outlook: Fab Investment, Equipment and Materials Market ForecastsEmerging technologies have sparked explosive semiconductor industry growth, said Du Shanshan, a senior analyst at SEMI China. While the industry will see a slight recession in 2019 due to memory market softness, trade wars and other factors, it is on stable footing for the long run. At the same time, China continues to optimize its IC industry chain, and semiconductor design and manufacturing companies have gradually grown in number. Over the next decade, the average growth rate of China's production capacity is expected to exceed 10 percent. Richard Feldman, VP of Global Expositions and Events, SEMI Richard Feldman, vice president of Global Expositions and Events of SEMI headquarters, presented the new SEMI Asia semiconductor business development plan to members and called on companies in mainland China, Taiwan and Malaysia to participate in SEMICON Europe to strengthen the influence of globalization.After the meeting, participants visited KINGSEMI Co., Ltd., Shenyang Piotech Co., Ltd, Shenyang SIASUN Robot and Automation Co., Ltd., Shenyang Fortune Precision Equipment Co., Ltd. and SKY Technology Development Co., Ltd. The event facilitated communications between upstream and downstream companies. SEMI China Member Day 2019 Group Photo Cherry Sun is a marketing manager at SEMI China.
Read More
SEMI spoke with Thomas Fries, founder and CEO of FRT GmbH, about how hybrid metrology is shaping multi-sensor metrology tools to enhance measurement precision as the industry moves away from a single-sensor approach.Fries offered his views ahead of the SEMI MEMS Imaging Sensors Summit, 25 to 27 September 2019 in Grenoble, France. Join us at the event to meet experts from FRT Metrology and many other MEMS, imaging and sensors companies. Registration is open. SEMI: Metrology in front-end used to be straightforward. But then, as the number of tasks to be implemented increased, we moved to a multi-sensors approach. What drove this transition?Fries: I believe it´s more about software than about sensors. But of course the basis is the hardware. So, most metrology tools were designed around a specific sensor, e.g. a white light interferometer.A rigid frame, wafer fixtures, scanning tables etc. were then added to develop a complete system. In manufacturing more machinery was added, like handling systems, cleanroom equipment and more sensors, mainly for additive functions such as reading IDs or measuring temperature. The center was still the one and only sensor, being pimped more and more by some hardware features and a lot of software.SEMI: How are sensors and software shaping the way metrology is applied today?Fries: Today a huge number of optical sensors are available to provide various measurement options. But sometimes there are only very slight differences from one sensor to the other. A tiny variation may determine whether we solve a problem or end up fishing in troubled waters.And of course using different machines with those sensors requires high budgets for capital investment, used floor space, measuring time, etc. A multi-sensor platform solves all these problems. But again, it is the software that makes the real difference.SEMI: What lead to those advancements in metrology? What problems did they set out to solve?Fries: Metrology has been evolving ever since the measurement standards were established. The first challenge was to create a flexible mechanical platform that was also reliable and stable. All components were designed to be integrated into one system, mechanically, electrically and of course in the software.This level of integration requires not only an appropriate user interface, but also data formats and evaluation algorithms that leverage multi-sensor hardware. Today every metrology tool in the fab is justified by the application, not by specific sensors or specs. Of course the application leads to a set of specs, but the solution for the metrology task is realized within the software.New developments in metrology combine expertise in system design, physical knowledge in metrology and materials, mechanical engineering and also mathematical and software skills.The last step was the implementation of hybrid metrology functionality into a multi-sensor system that opens totally new doors in metrology. Before multi-sensors development, quite a few hitches could not be properly solved. SEMI: This is especially true when we consider applications in advanced packaging and MEMS manufacturing. What is in your opinion the main challenge?Fries: Specifically, in MEMS and advanced packaging we face multiple metrology challenges, as various processes run in one step and conditions on the wafer may vary quite often. In this case, a high degree of flexibility, up to the option to upgrade the metrology tool at any time or place, is a priceless advantage. Besides, cost effects for footprint, throughput and investment play a key role.A central task for nearly every customer application is to combine global measurements (complete wafer) and local measurements (per die) within one recipe. This is a perfect case for a multi-sensor platform. Measuring step heights and film thickness in one take is also an everyday routine. Combining those characteristics to measure hidden structures (hybrid metrology) is unique.SEMI: How will hybrid metrology enhance measurement precision and where do you expect the multi-sensor approach to be more applicable?Fries: The first advantage is the ability to measure properties that you cannot access directly. On top of that, all the previously mentioned features such as facing multiple metrology tasks, the combination of complete wafer and per die measurement are playing key roles. The precision of specific measuring tasks can be optimized by calibrating sensors against each other or combining results to get rid of noise or artefacts.MEMS and advanced packaging are natural playgrounds for hybrid metrology. But already today we see applications in high volume manufacturing in the 300mm fabs. As structures on wafers shrink, wafers are getting thinner and the whole process is becoming more and more complex. The classic one-sensor metrology tool is running out of gas. SEMI: What are your expectations regarding the summit in Grenoble, and for the future of the MEMS Sensors technology?Fries: FRT has always been very strong in MEMS and sensors and we have attended and exhibited at the SEMI MEMS Imaging Sensors Summit from the very beginning. The summit is always a very good meeting point for the community, and a perfect training session that gives participants extended updates in all fields. And of course, it grows our network and gives us the opportunity to show our latest products and applications.If you really want to know how the future of MEMS and sensors will look like, join the summit and don´t miss the chance to pass by the exhibition to meet FRT and many other industry leaders.Dr. Thomas Fries lives with his family close to Cologne. He is engaged in a variety of activities: as technical advisor to various ministries, supervisory board of PlanOptik AG, board and advisory board of IVAM, board member of COPT.NRW e. V., just to name a few. FRT supports many social projects as well as kindergartens and schools. Motorcycles and cars are still a great passion alongside his family.Serena Brischetto is senior marketing and communications manager at SEMI Europe.
Read More
In testimony today before a U.S. government interagency panel considering tariffs on $300 billion worth of Chinese goods, SEMI called for the removal of about 30 tariff lines, which cover items central to the semiconductor manufacturing process.Mike Russo, vice president of global industry advocacy at SEMI, explained in his testimony that while SEMI strongly supports efforts to better protect valuable intellectual property (IP), tariffs will not help address Chinese trade practices, and will ultimately have significant and unintended consequences.SEMI asserts that these tariffs will harm not only companies operating in the U.S., but other companies as well in the semiconductor supply chain by increasing costs, introducing uncertainty, and most problematically, stifling innovation. Collectively, SEMI estimates that this round of tariffs will cost its 430 U.S. members millions annually in additional duties. All told, SEMI estimates that all U.S. and Chinese retaliatory tariffs will cost members nearly $800 million in annual duties.SEMI’s full written comments note that these tariffs, on top of those already in force and the retaliatory tariffs, will hamstring the industry. The tariffs seem to target firms for simply operating in China. Given that tools, materials, and related products are extremely complex, precise, and difficult to manufacture, it is unreasonable to believe that a constituent component can simply be replaced with a part or tool from another source. Further, this U.S. government approach does not take into account that many items subject to these tariffs are not available, at sufficient quality and cost, from domestic sources, or even non-Chinese sources.Over the past year, SEMI has submitted written comments and offered testimony on the three previous rounds of tariffs, which covered about $250 billion worth of Chinese goods, or about half of all imports from China. The tariffs hit various components in the electronics manufacturing supply chain critical to the semiconductor industry, including materials and equipment used to manufacture wafers, boules, and chips as well as test, inspection and sensing equipment. We urge SEMI members to review the $300 billion U.S. tariff list to determine the level, if any, of impact. We also strongly encourage members to review Chinese retaliatory lists as well. Any SEMI members with questions should contact Jay Chittooran, Global Public Policy Manager at SEMI, at [email protected].
Read More
According to market research and strategy consulting firm Yole Développement (Yole), the total market size of MEMS, sensors and actuators will double from $48 billion in 2018 to $93 billion in 2024.[i] The consumer market will continue to drive volume, with applications such as smartphones making up for in volume what they lack in average selling price (ASP). Stronger demand in automotive, biomedical/health, industrial, and voice-first applications (such as smart speakers) will support this upward trajectory. With so much growth ahead of us, how will the design and manufacture of MEMS keep pace with industry demand for higher levels of innovation and integration, lower cost and lower power, smaller footprints, and faster design cycles — all while meeting acceptable price points?We turned to a handful of MEMS manufacturing experts from SEMI-MSIG who will join us at SEMICON West 2019, July 9-11 at the Moscone Center in San Francisco, to explore the complexities of keeping pace with market demand for MEMS over the next decade.Address the Design GapMentor GM, ICDS Division Greg Lebsack and SoftMEMS President Mary Ann Maher see tremendous progress in the manufacturing supply chain for MEMS. At the same time, they acknowledge the significant gap that still exists in design capability for creating the billions of interconnected sensors required for future applications. Greg and Mary Ann will dive into the standards, ecosystem requirements and collaborative design solutions that will allow the micro-sensors industry to meet demand for next-generation wearables, Internet of Things (IoT) products and medical devices.Get Collaborative with Greg and Mary Ann: Addressing the Design Gap to Enable Next Generation Sensor-Based Products, SEMICON West, TechTALKS South, Thursday, July 11, 2019, 10:35-11:00 a.m. Register today.Get to a Really Big NumberFrom thousands of sensors and actuators in a single airplane to hundreds in a single car or a piece of factory equipment to the twenty-plus that ship in each of the hundreds of millions of the world’s smartphones, we aren’t even close to reaching the saturation point for these intelligent devices. SPTS Technologies EVP GM David Butler isn’t living on the Spaceship Enterprise (or the Millenium Falcon, come to think of it) when he says that we are going to get to a trillion sensors. It is going to happen. The questions are: how and when?Connect with David: Enabling the Age of a Trillion Sensors, SEMICON West, TechTALKS South, Thursday, July 11, 2019, 11:00-11:25 a.m. Register today.Shift to Automotive-GradeDemand for optical sensing technologies such as LIDAR is shifting sensor manufacturing requirements from consumer- to automotive-grade, with its enhanced lifetimes, temperature cycling and higher performance specifications. To meet demand, manufacturers are turning to wafer-level processing, since it complies with the hermetic sealing and dew-point control required for the more rigorous automotive-grade applications. EV Group Business Development Director Thomas Uhrmann, Ph.D., will provide an overview of the steps for manufacturing optical elements, including integration with CMOS circuitry, as he offers a window into the future of automotive packaging for sensors.Tune in with Thomas: Future Manufacturing Requirements for Automotive and Photonics Sensing, SEMICON West, TechTALKS South, Thursday, July 11, 2019, 11:25-11:50 a.m. Register today. Measure Twice, Cut OnceFaster time-to-market, improved device yield, and greater productivity in high-volume manufacturing are increasingly critical requirements for MEMS manufacturers. When a single manufacturing error can cost hundreds of thousands if not a million or more dollars — as well as months of development time — designers can save both time and cost by employing an integrated approach to MEMS design. Lam Research Sr. Director of Strategic Marketing David Haynes will explain how simulation, verification and process modeling can address MEMS-specific engineering challenges such as multi-physics interactions, process variations, MEMS + IC integration, and MEMS + package interaction. Using the right tools before committing to actual fabrication can make or break a project.Get Conceptual (and Practical) with David: Enabling Better MEMS from Concept to High-Volume Production, SEMICON West, TechTALKS South, Thursday, July 11, 2019, 11:50 a.m.-12:15 p.m. Register today.Navigate a Dynamic Foundry LandscapeWe’re still living in a one product-one process world when it comes to MEMS manufacturing. This makes bringing a new device to market both time-consuming and expensive. These challenges aside, the functional capabilities of MEMS, combined with small-footprint and low-power options, have made MEMS increasingly popular. How are market dynamics in MEMS manufacturing evolving to accommodate both demand for high-volume, lower-cost products such as MEMS microphones as well as high-value, lower-volume products such as biomedical devices, IoT products and industrial sensors? Rogue Valley Microdevices Founder CEO Jessica Gomez will explain how foundry consolidation through acquisition, collaboration with other ecosystem players, and specialization in vertical markets such as biomedical or optical are some of the approaches that are transforming the MEMS foundry landscape.Join the Evolution with Jessica: Consolidation, Collaboration, Specialization: How Will MEMS Fabs Manage Changing Dynamics, TechTALKS Stage South, Thursday, July 11, 2019, 12:15-12:40 p.m. Register today.i“Status of the MEMS Industry report,” Yole Développement (Yole), 2019 Edition.Maria Vetrano is a public relations consultant at SEMI.
Read More
Tracking and localization technologies typically integrate with Wi-Fi and Bluetooth signals to pinpoint the location of people and objects. But what if a venue can’t install beacons or routers, or afford to deploy Wi-Fi or Bluetooth networks? Thanks to a combination of proprietary algorithms, advanced sensor fusion and the natural geomagnetic field, GipStech, a spin-off of Università della Calabria, built an indoor localization and navigation technology platform for accurate localization in the absence of an adequate GPS signal.Ahead of the SEMI MEMS Imaging Sensors Summit, 25 to 27 September 2019 in Grenoble France, Serena Brischetto of SEMI spoke with Gaetano D'Aquila, co-founder and CEO of GiPStech, about sensor fusion, augmented GPS applications and the future of indoor localization. Join us in Grenoble to learn more about GiPStech and meet other MEMS, imaging and sensors experts. Registration is open online.SEMI: Early this year GiPStech completed a test deployment of the first high-precision, infrastructure-free navigation system at Tokyo Shinjuku metro station in Japan. This is the busiest transportation hub globally! What were the main challenges you faced and how did your technology enable such a highly complex indoor localization?D'Aquila: As you mentioned, Shinjuku station in Tokyo has been registered in Guinness World Records as the busiest transportation hub globally. With 36 platforms, 200 exits and countless corridors and connections, it is easy to get lost there, especially for foreigners and tourists. On the other hand, this scale and complexity makes it unfeasible and expensive to install Bluetooth or similar infrastructure for standard indoor localization.For this reason, we needed to provide a cost-effective indoor localization technology without installing any kind of artificial supporting infrastructure. Thanks to our GiPStech patented multi-sensor-fusion localization stack and the high density of public Wi-FI networks, it’s possible to determine when passengers are inside the station. The public Wi-Fi networks signals were fused as an additional source in GiPStech's sensor-fusion platform to complement the inertial and geomagnetic engine and deliver very accurate results across the entire station. The tests performed in the station also demonstrated that the localization system can even detect the floors where travelers are walking. Now we are ready to roll out the same setup in other stations and environments.SEMI: You are not the first to pursue infrastructure-free indoor localization, but your technology platform seems to be very accurate in bringing precision, stability and consistency to the user experience. What lead to those advancements and incredible results?D'Aquila: Our key differentiating factors are built in the approach we created after years of research and development. One differentiation, of course, is related to our expertise and know-how about how the geomagnetic field can be used as a driving signal for the localization process.During R D we constructed and patented a modular multi-sensor-fusion software stack to solve any kind of localization problem, mainly in indoor environments. We started from a single-signal approach based on the employment of the geomagnetic field as a localization signal. But, mainly due to the very inaccurate devices chosen to measure the geomagnetic field, such as the smartphones that everyone carries in their pockets, we noticed that this single-signal approach is accurate but not reliable because it is strongly affected by a key weakness – the quality of sensor in the device.SEMI: How long did it take for you to solve this issue?D'Aquila: We started to integrate other signals within a few months after the first field tests related to the employment of the geomagnetic field alone. We also began to develop a software platform that could fuse any signal source (natural or artificial) available in the environment to preserve the reliability and accuracy of the localization system when some of these signals are temporarily affected by poor measurement quality. This is our differentiating factor today. We can re-configure our software platform to provide the best reliability and accuracy with the lowest artificial infrastructure in almost any context – from outdoor in a seamless way to indoor and vice versa.SEMI: GiPStech’s inertial engine is one of your cutting-edge technologies that completes your advanced indoor navigation and localization software stack. How do you see the technology evolving?D'Aquila: The inertial engine was one of our first technology modules mainly developed to enhance reliability, smooth the signals and reduce the computational power requirement of our geomagnetic localization approach.After a while, together with a third party that evaluated the performances of our module, we noticed that this module not only can be used as a self-standing localization technique, but it can also deliver high accuracy mainly in PDR (pedestrian dead reckoning) applications.Today our PDR is itself a black box with embedded subsystems. Besides some filtering modules, it includes a state-of-the-art step detector that detect steps even when the person changes the smartphone position and location (not only in the hands but also in backpacks or pockets) and an advanced step validation module that identifies and rejects fake steps.If you’ve ever used a commercial fitness tracker attached to your wrist, you know that in most cases if you move your arm the device will counts some steps that, of course, are not real. Our step validator solves this problem by detecting only real steps – a very important capability that allows our PDR to be employed as a self-standing inertial navigation system. We developed the PDR with strong attention to maintaining low requirements for the computational power and memory footprint. These additional characteristics makes the PDR very interesting even for a direct integration of the software at the silicon level in modern MEMS sensors.In a nutshell, the ability of MEMS sensors to run directly an embedded software module will drive technology enhancements that will allow some of the functionalities now available through an external application processor, such as those in smartphones, to move to a lower level (in the silicon). This, of course, reduces power consumption while even increasing the number of value-added services, including localization services, that could be built directly on top of the MEMS without requiring external software and/or application processor.SEMI: Do you think indoor localization will be more applicable in the next 10 years in areas such as Smart manufacturing, travel, healthcare, entertainment and retail?D'Aquila: Several market reports and our business development experience lead us to assess which sectors are of greatest interest for the application of indoor positioning technologies. They include the following. Industry (manufacturing logistics) Healthcare (tracking of assets, patients and doctors) Big installations (visit experience for museums, fairs) Airports stations (both for travelers and for resource and operation management) Large distribution (user profiling and influencing of the purchasing behavior) Indoor localization is a key enabling technology. Adoption, mainly in these sectors, was limited by the unfavorable tradeoff between cost and benefits. Our indoor localization technology aims to overcome those tradeoffs to make its adoption much more cost-effective while providing the best possible reliability and accuracy.SEMI: What are your expectations regarding the summit in Grenoble, and for the future of the sensors technology ahead? Where are we heading?D'Aquila: Many sectors would benefit from indoor localization technologies. MEMS, imaging and sensors are driving innovation and explosive demand for transportation, medical, mobile, industrial and other IoT applications. But these devices also constitute the basic building blocks for the development of reliable and affordable localization technologies.In outdoor environments we are pretty covered by the GPS. Indoors, where we spend more than of 80 percent of our time, similar types of services are coming to the market now and becoming more reliable over time.This Summit facilitates the direct interaction between different stakeholders to act at different points in the MEMS sensors value chain. Indoor localization was an emerging technology unrelated to the sensors ecosystem until now. Today, indoor localization must leverage MEMS sensors to be effective and reliable. In the future, localization technologies will be embedded directly in silicon to deliver the best performance at a lower cost to increase their adoption for more applications.Gaetano D'Aquila served as research fellow from 2002 to 2004 at the CNR and as an assistant teacher at the University of Calabria. From 2003 to 2014, he worked in the industry first as a security consultant for Telcos and Banking in Value Team S.p.A. and then as project manager at Infomobility S.p.A., where he coordinated research and development and strategic activities in the automotive and auto insurance industries. In 2014 he co-founded GiPStech and is its current CEO. He has published several papers in scientific journals and has filed for seven patents, three of which have been granted in the U.S. and Europe. Gaetano has a MSc in Computer Engineering and a Ph.D. in Science and Engineering of the Environment, Buildings and Energy from the University of Calabria, Italy.Serena Brischetto is a marketing and communications manager at SEMI Europe.
Read More
The world of work is transforming. I believe digitalization can be a force for better quality work, unleashing higher productivity and opening up new opportunities to work in different ways. For this to happen, we must set the right framework. We must set the right conditions to enable everyone to reap the benefits from the digital era.One crucial condition is that people have the right skills. That's why the European Commission launched a "Skills Agenda for Europe" in 2016. It sets out 10 actions to make the most of Europe’s human capital, which is crucial to keep Europe on a competitive edge and growing. One of its focus areas for example is better skills intelligence – understanding skills bottlenecks and anticipating needs, including through stronger business-education partnerships. Education needs to be more responsive to labour market needs.The microelectronics industry is one such area in Europe that faces an acute talent shortage. But this technology is crucial for Europe’s competitiveness. Microelectronics enable many of the key technologies and innovations required for advancing a secure, sustainable and digital economy. Data centers, online platforms, autonomous spacecrafts, blockchain algorithms and 5G infrastructure may serve different purposes but share one vital element: microelectronics. The deepening penetration of electronics in the digital economy and new applications is giving rise to industry requirements for a workforce pool with soft skills and expertise in production technologies, software and data science.This is why the European Commission encourages new collaboration models between the worlds of education and industry across all business sectors, including in microelectronics. I welcome the fact that SEMI, the industry association representing the electronics manufacturing supply chain, is fully committed to building and maintaining the needed talent pipeline in Europe. I wish you best of luck in your endeavors. Marianne Thyssen is European Commissioner for Employment, Social Affairs, Skills and Labour Mobility.
Read More
SEMI, with 660 other companies and associations, urged the Trump Administration in a letter today not to escalate its trade dispute with China by imposing new tariffs and to negotiate a resolution. The letter comes as the Office of the United States Trade Representative prepares for hearings next week in considering 25 percent tariffs on $300 billion worth of Chinese goods, including a number of products used in semiconductor manufacturing.With intellectual property (IP) the crown jewel of the semiconductor industry, SEMI vigorously supports the stronger IP protections direly needed in international trade. However, we worry that the proposed and recently implemented tariffs will hurt companies in the semiconductor supply chain by introducing significant uncertainty, increasing costs and subjecting companies to retaliatory tariffs while ultimately doing nothing to address our concerns regarding China’s trade practices. We strongly encourage the administration to return to the negotiating table while working with our allies to develop global, enforceable trade solutions. There are no winners in a trade war. Senior industry executives and SEMI staff raised this and other issues with policymakers last month as part of SEMI’s Spring Washington Forum. SEMI will continue to engage the Trump Administration as trade tensions continue.Jay Chittooran is public policy manager at SEMI. He can by reached at [email protected].
Read More