downloadGroupGroupnoun_press release_995423_000000 copyGroupnoun_Feed_96767_000000Group 19noun_pictures_1817522_000000Group 19Group 19noun_Photo_2085192_000000 Copynoun_presentation_2096081_000000Group 19Group Copy 7noun_webinar_692730_000000Path
Skip to main content

Gary PattonDr. Gary L. Patton is corporate vice president and general manager of the Design Enablement Group at Intel Corporation.  He is responsible for ensuring that Intel’s process design tools are optimized to maximize technology value and meet customer needs and schedules. 

Prior to joining Intel, Dr. Patton served as is the Chief Technology Officer and Senior Vice President of Worldwide Research and Development and Design Enablement at GlobalFoundries where he was responsible for the semiconductor technology R&D roadmap, operations, and execution.  Prior to that, Dr. Patton was vice president of IBM’s Semiconductor Research and Development Center—a position that he held for eight years where he was responsible for IBM’s semiconductor R&D, design enablement, and technology development alliances.  

Dr. Patton is a well-recognized industry leader in semiconductor technology R&D with over 30 years of semiconductor experience.  He is a Fellow of the IEEE and recipient of the 2017 IEEE Frederik Philips Award for industry influence and leadership in the development of leading-edge microelectronics technology and collaborative research.  In 2016, Dr. Patton was inducted into the VLSI Research Hall of Fame for his contributions to the advancement of the semiconductor industry over several decades.  He has co-authored over 70 technical papers, given numerous invited keynote and panel talks at major industry forums, and served on the IEEE Nishizawa Medal and Grove Field Award Committees.  His work on SiGe HBT technology was featured at the 2004 International Electron Device Meetings 50th Anniversary event as the top innovation of 1987.   

Dr. Patton received his bachelor’s degree in electrical engineering from UCLA and his master’s and PhD degrees in electrical engineering from Stanford University.   

Return to Virtual ASMC 2021