downloadGroupGroupnoun_press release_995423_000000 copyGroupnoun_Feed_96767_000000Group 19noun_pictures_1817522_000000Member company iconResource item iconStore item iconGroup 19Group 19noun_Photo_2085192_000000 Copynoun_presentation_2096081_000000Group 19Group Copy 7noun_webinar_692730_000000Path
Skip to main content

AI In EDA: Building Blocks For Higher Productivity

ABSTRACT

This presentation explores how AI can revolutionize daily tasks in engineering, leading to the creation of a "Virtual AI PD Assistant“. Using physical design as an example, we will explore the requirements for a higher level of productivity and how both predictive and generative tools can be used for this task, including ReAct Agents and RAG. Join us as we unlock the potential of chip design automation with Generative AI and LLMs


BIOGRAPHY

Rajit Seahra is a Senior Fellow in the Central CAD team this is responsible for AMD RTL to GDS methodology. Rajit joined AMD full time in 2002 after completing his Bachelor's degree from the University of Toronto. He is one of the primary authors of many critical flows that are used by implementation teams every day, and he has directly worked on many tapeouts as part of design. He is based in Markham, Ontario, Canada.