



How 3D integration can enable heterogeneous integration of materials and technologies?

Olivier FAYNOT, Christophe DUBARRY, Olivier VALORGE, Mohammad ALSUKOUR, Christelle NAVONE

November 2025




Image: R. Franiatte

Outline

- Context
- 3D Building Blocks for Heterogeneous Integration of Devices
- High Performance Material tiling for large diameter

Outline

- Context
- 3D Building Blocks for Heterogeneous Integration of Devices
- High Performance Material tiling for large diameter

New paradigms are needed

- **Interconnects Bottleneck**


- Dramatic R.C increase → strong impact on latencies
- Gate delay $\ll$ interconnects delay

- **Scaling becomes costly**

- High development cost (mask, IP porting, verif...)
- High manufacturing cost (low yield with large die)



- **Heterogeneous architectures needed**

- More processing (AI, perception accelerators...)
- More data to handle (memory capacity, fusion...)
- Reuse of legacy (ISA, I/O interface...)
- More modularity, scalability & sustainability




3D benefits for advanced systems


- **High-performance interconnections**
 - Low R, L, C → latencies, bandwidth, energy efficiency
 - Massively parallel processing with vertical links
- **Answers to modern design needs**
 - Reduced form factors, I/O number non limited by pad size
 - Partitioning, IP reuse, scalability & density
- **Heterogeneous integration**
 - Mixed CMOS nodes & materials (Si, III-V, II-VI, passives, MEMS)




Sensor on logic



Memory on Logic



Chiplet-based integrations




III-V on Logic

Outline


- Context
- 3D Building Blocks for Heterogeneous Integration of Devices
- High Performance Material tiling for large diameter

A complete tool box for 3D integration & packaging


TSV Through Silicon vias




TSV HD $\varnothing 1 \times 10 \mu\text{m}$




TSV / Trench first AR30




TSV mid AR10



TSV last AR 0,5 $\rightarrow$ 5




1x6 μm




0.5x3 μm



Routing



Front-side Cu damascene




Back-side RDL co-integration (Pitch 20 μm) with UBM & BUMP




Cu conformal routing


Connecting




Copper pillars ($\varnothing 10 \mu\text{m}$)




Copper bumps ($\varnothing 10 \mu\text{m}$)




Bumping ($\varnothing 70 \mu\text{m}$) Balling ($\varnothing 300 \mu\text{m}$)



Bumping indium < 180°C & μTubes room T°C




Direct /Hybrid bonding







1 μm Pitch

Rebuilt Warp & thinning



Si ultra thinning (20-30 μm)







FO-WLP die first, RDL first, multi-strata, organic, silicon, glass substrates



GaN HEMT on Si-CPW

Concrete Heterogeneous 3D Assembly Results

Divay et al. VLSI'24



Hybrid Bonding solution:





- Assembly Yield >90%
- GaN HEMT functionality unaffected
- Negligible RF losses: < 0.5dB @ 40GHz


Concrete Heterogeneous 3D Assembly Results: InP HBT on Si

Oliveira et al. euMW'24


InP HBT provided by **IEMN**



- InP HBT functionality unaffected
- Limited Performance degradation:
 F_T decrease of 10% (345 to 310 GHz)



DC



RF


Outline

- Context
- 3D Building Blocks for Heterogeneous Integration of Devices
- High Performance Material tiling for large diameter

High Performance Material solution for 200-300mm

Three steps manufacturing process:

- Pseudo-donor created from a small-sized wafer with High Performance material (HPM). The wafers are diced and then bonded onto silicon.
- Pseudo-donor wafers enables the repeated transfer of a thin HPM film onto silicon, by Smart Cut™ from Soitec
- The reusability of the donor substrate for HPM saving



Advantages


- ☐ Pseudo-Donor wafer: from small HPM wafer
- ☐ Handle substrate: Silicon (Bulk or device wafer)
- ☐ Versatile die size and geometries
- ☐ Reuse of donor substrate

High Performance Material solution for 200-300mm



Example of layout of the tiles

Pseudo Donor = $1 \times 1 \text{ cm}^2$ InP dies on 200 mm Si substrates




Made by tiling InP dies cut from
small diameter (50-75-100 mm)
Bulk InP substrates



Several hundreds μm
 $\Rightarrow$ Many Smart Cut layers




Pseudo-Donor (for reuse)



InPOSi 200 mm (Epi ready)



Path to 300mm
substrate



Key Messages

- 3D integration and Bonding technologies are now used in High Volume Manufacturing
- Thanks to those technologies, material innovation is facilitated either through device co-integration or through blanket material transfer.
- III-V devices can thus be easily co-integrated with high performance CMOS tech.
- 200 & 300mm wafers can be reconstructed using thin III-V dies.
- This methodology can be applied to any other material (II-VI, diamond, 2D materials...)