



OLIVIER BONNIN

Substrate engineering for the benefit of advanced devices and integration

SEMICON Europa 2025 - Materials Innovations | November, 2025

SEMICON Europa 2025 - Materials Innovations
November, 2025

OUTLINE

Anything-On-Anything for Engineered Substrates

SOI: Leveraging Best Silicon Expertise

PIEZO Materials

SiC and GaN

InP & 3D



INNOVATION AT SOITEC

250 SKILLED PEOPLE AND DYNAMIC IP FILING



>250
RESEARCHERS &
INVENTORS



>25%
PhDs



**EXPANDING
TEAM GLOBALLY**




>14%
OF OUR REVENUE
INVESTED IN
INNOVATION IN FY24⁽¹⁾



>4,150
PATENT PORTFOLIO,
WITH 377 NEW
PATENTS IN FY24

(1) Before capitalization

NEW PATENTS FILED OVER
THE LAST 5 YEARS




INPI 2023
TOP FRENCH PATENT
APPLICANTS

#1
MID-SIZE COMPANY


#25
IN THE GLOBAL
RANKING

LEVERAGING MATERIALS SCIENCES TO ENABLE UNIQUE APPLICATIONS

Leverage
MATERIALS
INTRINSIC
PROPERTIES




Develop
TECHNOLOGY
SOLUTIONS



Design
ENGINEERED
SUBSTRATES

- SOI product portfolio
- Anything-on-Anything (active layer on substrate)




Enable
NEW PROPERTIES,
ENHANCED PERFORMANCE,
IMPROVED ENERGY
CONSUMPTION

Connectivity
Low-power computing
Energy efficiency
Electric vehicles
Quantum computing
3D integration
Data rate & bandwidth

REVOLUTIONARY SMART CUT™

- Industrial Maturity (25+ years)
- Uniformity and Layer Integrity
- Sustainability with Donor Refreshing
- Flexibility of Material Integration



ANYTHING-ON-ANYTHING - SOITEC INNOVATION DNA

BEST ACTIVE LAYER(S) ON FUNCTIONAL SUBSTRATE

		ACTIVE LAYER							
		Silicon	Piezo	SiC	InP	GaN	GaAs	Ge	Other
SUBSTRATE	Silicon or SOI								Diamond GaxOy 2D materials
	Sapphire								
	SiC or polySiC								
	GaAs								
	Device wafer								

OUTLINE

Anything-On-Anything for Engineered Substrates Menu

SOI: Leveraging Best Silicon Expertise


PIEZO Materials

SiC and GaN


InP & 3D



SMART CUT™ VERSATILITY




THICKNESS CAPABILITIES



FD-SOI: THICKNESS CONTROL AT ATOMIC LEVEL... IN HVM




Millions wafers
controlled at
atomic level, all
points, all wafers

$\pm 5 \text{ \AA}$



Mature process and
yield in HVM


266 μm x 266 μm
thickness scan



TOP SILICON



SOI THICKNESS UNIFORMITY



PROCESS
GENERATION 1




PROCESS
GENERATION 2




PROCESS
GENERATION 3









F5X 41 pts
All points all wafers dispersion



F5X 41 pts
Mean Wafer dispersion




F5X 625pts



Soitec etch wafer specifically to ensure very tight thickness distribution around target:
reaching now $1\sigma=0.32\%$

PHOTONICS-SOI SUBSTRATES

MATERIAL ENHANCEMENT BASED UNIVERSAL PLATFORM FOR OPTICAL ENGINE



OUTLINE

Anything-On-Anything for Engineered Substrates Menu

SOI: Leveraging Best Silicon Expertise




PIEZO Materials

SiC and GaN

InP & 3D



PIEZOELECTRIC MATERIALS




SMART CUT™ POI : LiTaO3 TRANSFER AND THICKNESS

150mm POI substrate



✓ VERY HIGH FULL WAFER LITAO3
FILM TRANSFER QUALITY


LiTaO3 LAYER THICKNESS MAPPING (nm)
565 nm LiTaO3 film target





LT Thickness range = **9 nm**
NU% = (max-min) / (2.average) ~1 %

✓ TIGHT LITAO3 THICKNESS UNIFORMITY
ACHIEVED

SMART CUT™ 200MM PIEZO ON INSULATOR TECHNOLOGY



PUSHING THE LIMITS OF LT BONDING FOR SMART CUT™



LiNbO₃: CTE=16.7 on Silicon: CTE=4.2

OUTLINE

Anything-On-Anything for Engineered Substrates Menu

SOI: Leveraging Best Silicon Expertise


PIEZO Materials

SiC and GaN

InP & 3D



MATERIALS FOR POWER DEVICES... AND MORE




Cost & die cost
Doping/defect
Cash intensity




Energy efficiency
Low loss switching
Thermal conductivity

Janczyk, Grzegorz & Sitnik, Adam & Messina, Angelo. (2019). The "First and European SiC eighth inches pilot line" - REACTION Project as a Driver for Key European SiC Technologies focused on Power Electronics Development.

SMARTSIC™ REQUIRES A NEW CONDUCTIVE BONDING ENGINEERED SUBSTRATES FOR POWER APPLICATIONS




The SmartSiC™ PROCESS



(1) Rouchier, Séverin, et al. "150 mm SiC engineered substrates for high-voltage power devices." *Materials Science Forum*. Vol. 1062. Trans Tech Publications Ltd, 2022.





AN SOI LOOK... BUT IN SILICON CARBIDE




SMARTGaN

BEST OF GaN FOR FUTURE RF & POWER DEVICES



200mm SMARTGaN BEST OF GaN FOR FUTURE RF & POWER DEVICES



OUTLINE

Anything-On-Anything for Engineered Substrates Menu

SOI: Leveraging Best Silicon Expertise


PIEZO Materials

SiC and GaN


InP & 3D



InP MATERIAL KEY ELEMENTS



Indium Phosphide (InP)
Crystal Structure




High cost
Fragility
Limited wafer size
Complex fabrication
Toxicity concerns



High electron mobility
Superior Bandgap
High thermal conductivity
Low noise performance
Matching with optical com

FROM BULK InP TO InPOSi: STRONG "INP" CONTENT REDUCTION




PUSHING THE LIMITS OF LT BONDING FOR 3D DEVICE DEMONSTRATION

SILICON LAYER STACKING FOR SEQUENTIAL 3D

	TECHNOLOGY CONCERNS	VALIDATION
1	Low temperature splitting	✓
2	Low temperature bonding	✓
3	Surface topology/voids	✓
4	Si film uniformity and surface quality	✓
5	Electrical properties	✓
6	Si film quality and integrity	✓

*300mm Smart Cut™ onto a DRAM wafer -
(process <500°C)*

I. Radu et al., ICICDT, 2015



KEY MESSAGES

WE CAN INTEGRATE MOST
ACTIVE LAYERS IN OUR
ENGINEERED SUBSTRATES

PPACTG DRIVEN

LOW TEMPERATURE
BONDING IS SUPPORTING
NEW INTEGRATIONS



© Soitec 2024. All rights reserved.
SEMICON Europa 2025 - Materials Innovations

THANK YOU